MOUSETRAP: Designing High-Speed Asynchronous Digital Pipelines

Montek Singh
Univ. of North Carolina, Chapel Hill, NC
(formerly at Columbia University)

Steven M. Nowick
Columbia University, New York, NY

Contribution

Pipeline style that is:

- *asynchronous:* avoids problems of high-speed global clock

- *very high-speed*

- *naturally elastic:* hold dynamically-variable # of data items

- *uses simple local timing constraints :* one-sided

- *robustly support variable-speed environments*

- *well-matched for fine-grain datapaths*

Publications:

M. Singh and S.M. Nowick, *"MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines."* IEEE Transactions on VLSI Systems, vol. 15:6, pp. 684-698 (June 2007)

M. Singh and S.M. Nowick, *"Ultra-High-Speed Transition-Signaling Asynchronous Pipelines."* Proc. of IEEE Int. Conf. on Computer Design (ICCD), Austin, TX (Sept. 2001)

2

MOUSETRAP Pipelines

Simple asynchronous implementation style, uses…

- *level-sensitive D-latches (not flipflops)*
- *simple stage controller:* 1 gate/pipeline stage
- *single-rail bundled data:* synchronous style logic blocks
  (1 wire/bit, with matched delay)

Target = static logic blocks

Goal: very fast cycle time
- simple inter-stage communication

MOUSETRAP Pipelines

"MOUSETRAP": uses a *"capture-pass protocol"*

Latches …:
- normally transparent: *before* new data arrives
- become opaque: *after* data arrives (= "capture" data)

Control Signaling: *"transition-signaling"= 2-phase*
- simple "req/ack" protocol = only 2 events per handshake (not 4)
- *no* "return-to-zero"
- each transition (up/down) signals a distinct operation

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1 transition per data item!

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in Data out

Data Latch

Stage *N-1* Stage *N* Stage *N+1*

1st data item flowing through the pipeline

5

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1 transition per data item!

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in Data out

Data Latch

Stage *N-1* Stage *N* Stage *N+1*

1st data item flowing through the pipeline

6

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1 transition per data item!

Latch Controller — ack_{N-1} — ack_N — En — req_N — $done_N$ — req_{N+1} — Data in — Data out — Data Latch — Stage *N-1* — Stage *N* — Stage *N+1*

1st data item flowing through the pipeline

7

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1 transition per data item!

Latch Controller — ack_{N-1} — ack_N — En — req_N — $done_N$ — req_{N+1} — Data in — Data out — Data Latch — Stage *N-1* — Stage *N* — Stage *N+1*

1st data item flowing through the pipeline

8

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1 transition per data item!

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in Data out

Data Latch

Stage *N-1* Stage *N* Stage *N+1*

1st data item flowing through the pipeline

9

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1 transition per data item!

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in Data out

Data Latch

Stage *N-1* Stage *N* Stage *N+1*

1st data item flowing through the pipeline

10

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1st data item flowing through the pipeline

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1st data item flowing through the pipeline

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1 transition per data item!

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in   Data out

Data Latch

Stage *N-1*   Stage *N*   Stage *N+1*

2nd data item flowing through the pipeline

13

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1 transition per data item!

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in   Data out

Data Latch

Stage *N-1*   Stage *N*   Stage *N+1*

2nd data item flowing through the pipeline

14

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1 transition per data item!

Latch Controller

ack_{N-1}

ack_N

En

req_N $done_N$ req_{N+1}

Data in

Data Latch

Data out

Stage *N*-1   **Stage *N***   **Stage *N*+1**

2nd data item flowing through the pipeline

15

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1 transition per data item!

Latch Controller

ack_{N-1}

ack_N

En

req_N $done_N$ req_{N+1}

Data in

Data Latch

Data out

Stage *N*-1   **Stage *N***   **Stage *N*+1**

2nd data item flowing through the pipeline

16

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1 transition per data item!

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in   Data out

Data Latch

Stage *N-1*   Stage *N*   Stage *N+1*

2nd data item flowing through the pipeline

17

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1 transition per data item!

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in   Data out

Data Latch

Stage *N-1*   Stage *N*   Stage *N+1*

2nd data item flowing through the pipeline

18

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1 transition per data item!

ack_{N-1} — Latch Controller — ack_N

En

req_N — $done_N$ — req_{N+1}

Data in — Data out

Data Latch

Stage *N-1* — **Stage *N*** — **Stage *N+1***

2nd data item flowing through the pipeline

19

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling:*

1 transition per data item!

ack_{N-1} — Latch Controller — ack_N

En

req_N — $done_N$ — req_{N+1}

Data in — Data out

Data Latch

Stage *N-1* — **Stage *N*** — **Stage *N+1***

2nd data item flowing through the pipeline

20

MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as *"phase converter"*:

- 2 distinct transitions (up or down) ➔ *pulsed latch enable*

Latch Controller

2 transitions per latch cycle

ack_{N-1}

ack_N

En

req_N

$done_N$

req_{N+1}

Data in

Data out

Data Latch

Stage *N*-1

Stage *N*

Stage *N*+1

21

MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as *"phase converter"*:

- 2 distinct transitions (up or down) ➔ *pulsed latch enable*

**Latch Controller**

2 transitions per latch cycle

ack_{N-1}

ack_N

En

req_N

$done_N$

req_{N+1}

Data in

Data out

Data Latch

Stage *N*-1

Stage *N*

Stage *N*+1

22

MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as *"phase converter"*:
- 2 distinct transitions (up or down) ➔ *pulsed latch enable*

2 transitions per latch cycle

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in   Data Latch   Data out

Stage N-1   Stage N Stage N+1

23

MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as *"phase converter"*:
- 2 distinct transitions (up or down) ➔ *pulsed latch enable*

2 transitions per latch cycle

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in   Data Latch   Data out

Stage N-1   Stage N Stage N+1

24

MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as *"phase converter"*:
- 2 distinct transitions (up or down) ➜ *pulsed latch enable*

2 transitions per latch cycle

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in   Data out

Data Latch

Stage *N*-1   Stage *N*   Stage *N*+1

25

MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as *"phase converter"*:
- 2 distinct transitions (up or down) ➜ *pulsed latch enable*

2 transitions per latch cycle

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in   Data out

Data Latch

Stage *N*-1   Stage *N*   Stage *N*+1

26

MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as *"phase converter"*:
- 2 distinct transitions (up or down) ➔ *pulsed latch enable*

**2 transitions per latch cycle**

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in   Data out

Data Latch

Stage *N-1*   Stage *N*   Stage *N+1*

27

MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as *"phase converter"*:
- 2 distinct transitions (up or down) ➔ *pulsed latch enable*

**2 transitions per latch cycle**

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in   Data out

Data Latch

Stage *N-1*   Stage *N*   Stage *N+1*

28

14

MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as *"phase converter"*:
- 2 distinct transitions (up or down) ➔ *pulsed latch enable*

2 transitions per latch cycle

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in   Data out

Data Latch

Stage *N*-1   Stage *N*   Stage *N*+1

Latch is disabled when *current stage is "done"* 29

MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as *"phase converter"*:
- 2 distinct transitions (up or down) ➔ *pulsed latch enable*

*2 transitions per latch cycle*

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in   Data out

Data Latch

Stage *N*-1   Stage *N*   Stage *N*+1

30

MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as *"phase converter"*:
- 2 distinct transitions (up or down) ➔ *pulsed latch enable*

2 transitions per latch cycle

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in   Data out

Data Latch

Stage *N*-1   Stage *N*   Stage *N*+1

33

MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as *"phase converter"*:
- 2 distinct transitions (up or down) ➔ *pulsed latch enable*

2 transitions per latch cycle

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in   Data out

Data Latch

Stage *N*-1   Stage *N*   Stage *N*+1

34

MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as *"phase converter"*:
- 2 distinct transitions (up or down) ➔ *pulsed latch enable*

2 transitions per latch cycle

Latch Controller

ack_{N-1} ack_N

En

req_N $done_N$ req_{N+1}

Data in   Data out

Data Latch

Stage *N*-1   Stage *N*   Stage *N*+1

Latch is re-enabled when *next stage is "done"* 35

Detailed Controller Operation

Stage N's
Latch Controller

ack from N+1

done from N

to Latch

✱ One pulse per data item flowing through:
- down transition: caused by *"done"* of N
- up transition: caused by *"done"* of N+1

✱ *No minimum pulse width constraint!*
- simply, down transition should start "early enough"
- can be "negative width" (no pulse!)

36

MOUSETRAP: FIFO Cycle Time

MOUSETRAP: FIFO Cycle Time

N computes

MOUSETRAP: FIFO Cycle Time

Latch Controller

ack_{N-1} ack_N

req_N En req_{N+1}

$done_N$

Data in   Data out

Data Latch

Stage *N*-1   Stage *N*   Stage *N*+1

Fast self-loop:
  N disables itself

39

MOUSETRAP: FIFO Cycle Time

Latch Controller

ack_{N-1} ack_N

req_N En req_{N+1}

$done_N$

Data in   Data out

Data Latch

Stage *N*-1   Stage *N*   Stage *N*+1

N+1 computes

40

20

MOUSETRAP: FIFO Cycle Time

MOUSETRAP: FIFO Cycle Time


$$\text{Cycle Time} = 2\ T_{\text{LATCH}} + T_{\text{XNOR}}$$

MOUSETRAP: Pipeline With Logic

Simple Extension to FIFO:
  insert *logic block* + *matching delay* in each stage

Latch Controller

ack_{N-1} ack_N

req_N req_{N+1}

delay   delay   delay

$done_N$

logic   logic   logic

Data Latch

Stage *N-1*   Stage *N*   Stage *N+1*

Logic Blocks: can use <u>standard single-rail</u> (non-hazard-free)
"Bundling" Requirement:
- each *"req"* must arrive *after* data inputs valid and stable

Timing Analysis

Main Timing Constraint: avoid "data overrun"

Data must be safely "captured" by Stage N
before new inputs arrive from Stage N-1

- Simple 1-sided timing constraint: fast latch disable
- Stage N's "self-loop" faster than entire path through previous stage

Latch Controller

ack_{N-1} ack_N

req_N req_{N+1}

delay   delay

$done_N$

logic   logic

Data Latch

Stage *N-1*   Stage *N*

Timing Analysis

Main Timing Constraint: avoid "data overrun"

Data must be safely "captured" by Stage N before new inputs arrive from Stage N-1

- simple 1-sided timing constraint: fast latch disable
- Stage N's "self-loop" faster than entire path through previous stage

45

Timing Analysis

Main Timing Constraint: avoid "data overrun"

Data must be safely "captured" by Stage N before new inputs arrive from Stage N-1

- simple 1-sided timing constraint: fast latch disable
- Stage N's "self-loop" faster than entire path through previous stage

46

Timing Analysis

Main Timing Constraint: avoid "data overrun"

Data must be safely "captured" by Stage N
before new inputs arrive from Stage N-1

- simple 1-sided timing constraint: fast latch disable
- Stage N's "self-loop" faster than entire path through previous stage

Stage *N-1*   Stage *N*

47