

# MOUSETRAP: Designing High-Speed Asynchronous Digital Pipelines

Montek Singh

Univ. of North Carolina, Chapel Hill, NC  
(formerly at Columbia University)

Steven M. Nowick

Columbia University, New York, NY

## Contribution

Pipeline style that is:

- *asynchronous*: avoids problems of high-speed global clock
- *very high-speed*
- *naturally elastic*: hold dynamically-variable # of data items
- *uses simple local timing constraints* : one-sided
- *robustly support variable-speed environments*
- *well-matched for fine-grain datapaths*

### Publications:

M. Singh and S.M. Nowick, "MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines." IEEE Transactions on VLSI Systems, vol. 15:6, pp. 684-698 (June 2007)

M. Singh and S.M. Nowick, "Ultra-High-Speed Transition-Signaling Asynchronous Pipelines." Proc. of IEEE Int. Conf. on Computer Design (ICCD), Austin, TX (Sept. 2001)

## MOUSETRAP Pipelines

Simple asynchronous implementation style, uses...

- *level-sensitive D-latches (not flipflops)*
- *simple stage controller: 1 gate/pipeline stage*
- *single-rail bundled data: synchronous style logic blocks*  
(1 wire/bit, with matched delay)

Target = static logic blocks

Goal: very fast cycle time

- simple inter-stage communication

3

## MOUSETRAP Pipelines

“MOUSETRAP”: uses a *“capture-pass protocol”*

Latches ...:

- normally transparent: *before* new data arrives
- become opaque: *after* data arrives (= “capture” data)


Control Signaling: *“transition-signaling” = 2-phase*

- simple “req/ack” protocol = only 2 events per handshake (not 4)
- no “return-to-zero”
- each transition (up/down) signals a distinct operation

4

# MOUSETRAP: A Basic FIFO


Stages communicate using *transition-signaling*:



5

# MOUSETRAP: A Basic FIFO


Stages communicate using *transition-signaling*:



6

# MOUSETRAP: A Basic FIFO


Stages communicate using *transition-signaling*:



7

# MOUSETRAP: A Basic FIFO


Stages communicate using *transition-signaling*:



8

# MOUSETRAP: A Basic FIFO


Stages communicate using *transition-signaling*:



9

# MOUSETRAP: A Basic FIFO


Stages communicate using *transition-signaling*:



10

# MOUSETRAP: A Basic FIFO


Stages communicate using *transition-signaling*:



11

# MOUSETRAP: A Basic FIFO


Stages communicate using *transition-signaling*:



12

# MOUSETRAP: A Basic FIFO


Stages communicate using *transition-signaling*:



13

# MOUSETRAP: A Basic FIFO


Stages communicate using *transition-signaling*:



14

# MOUSETRAP: A Basic FIFO


Stages communicate using *transition-signaling*:



15

# MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling*:




16



# MOUSETRAP: A Basic FIFO


Stages communicate using *transition-signaling*:



17

# MOUSETRAP: A Basic FIFO


Stages communicate using *transition-signaling*:



18

# MOUSETRAP: A Basic FIFO


Stages communicate using *transition-signaling*:



19

# MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling*:




20

## MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as “*phase converter*”:

- 2 distinct transitions (up or down)  $\Rightarrow$  *pulsed latch enable*




21

## MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as “*phase converter*”:

- 2 distinct transitions (up or down)  $\Rightarrow$  *pulsed latch enable*




22

## MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as “*phase converter*”:

- 2 distinct transitions (up or down)  $\Rightarrow$  *pulsed latch enable*




23

## MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as “*phase converter*”:

- 2 distinct transitions (up or down)  $\Rightarrow$  *pulsed latch enable*




24



## MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as “*phase converter*”:

- 2 distinct transitions (up or down)  $\Rightarrow$  *pulsed latch enable*




27

## MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as “*phase converter*”:

- 2 distinct transitions (up or down)  $\Rightarrow$  *pulsed latch enable*




28

## MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as “*phase converter*”:

- 2 distinct transitions (up or down)  $\Rightarrow$  *pulsed latch enable*




Latch is disabled when *current stage is "done"*

29

## MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as “*phase converter*”:

- 2 distinct transitions (up or down)  $\Rightarrow$  *pulsed latch enable*




30

## MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as “*phase converter*”:

- 2 distinct transitions (up or down)  $\Rightarrow$  *pulsed latch enable*




31

## MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as “*phase converter*”:

- 2 distinct transitions (up or down)  $\Rightarrow$  *pulsed latch enable*




32



## MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as “*phase converter*”:

- 2 distinct transitions (up or down)  $\Rightarrow$  *pulsed latch enable*




33

## MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as “*phase converter*”:

- 2 distinct transitions (up or down)  $\Rightarrow$  *pulsed latch enable*




34

## MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as “*phase converter*”:


- 2 distinct transitions (up or down)  $\rightarrow$  *pulsed latch enable*



Latch is re-enabled when *next stage is “done”*

35

## Detailed Controller Operation



\* One pulse per data item flowing through:


- **down transition:** caused by “*done*” of N
- **up transition:** caused by “*done*” of N+1

\* *No minimum pulse width constraint!*

- simply, down transition should start “early enough”
- can be “negative width” (no pulse!)


36

# MOUSETRAP: FIFO Cycle Time




37

# MOUSETRAP: FIFO Cycle Time




38

# MOUSETRAP: FIFO Cycle Time




39

# MOUSETRAP: FIFO Cycle Time




40

# MOUSETRAP: FIFO Cycle Time



41

# MOUSETRAP: FIFO Cycle Time




42

# MOUSETRAP: Pipeline With Logic

Simple Extension to FIFO:

insert *logic block + matching delay* in each stage



Logic Blocks: can use standard single-rail (non-hazard-free)

“Bundling” Requirement:

- each “req” must arrive *after* data inputs valid and stable


43

# Timing Analysis

Main Timing Constraint: avoid “data overrun”

*Data must be safely “captured” by Stage N before new inputs arrive from Stage N-1*

- Simple 1-sided timing constraint: **fast latch disable**
- Stage N’s “self-loop” faster than **entire path** through previous stage



44




# Timing Analysis

Main Timing Constraint: avoid “data overrun”

*Data must be safely “captured” by Stage N before new inputs arrive from Stage N-1*

- simple 1-sided timing constraint: fast latch disable
- Stage N’s “self-loop” faster than entire path through previous stage



47