An Introduction to Hazard-Free Logic Synthesis (Fundamental Mode)

> Steven M. Nowick Columbia University (nowick@cs.columbia.edu) July 15, 2002

















Key Differences from "QDI" Hazard-Free Design

Combinational Circuit Model: now more robust!

 circuits correct for arbitrary gate + wire delays
 ... vs. QDI: uses "isochronic fork" assumption

 Environmental Model: "generalized fundamental mode

 now, timing assumptions on environment (1-sided
 ... vs. QDI: "input/output mode" (= none)







Function Hazards: Summary

Function hazards: cannot be removed

- inherent in function itself
- cannot guarantee glitch-free logic implementation [Unger]

Therefore, only consider <u>function hazard-free</u> transitions:

• most "specified behaviors" = naturally monotonic (not glitchy)

Sequential synthesis methods:

• must not introduce function hazards

Burst-mode: uses ...

- constrained 'state minimization' + 'state assignment' steps
- always succeeds: no undesired function hazards introduced..

Logic Hazards

Now, assume *function hazard-free* input transitions....

Logic Hazard = property of a given <u>circuit implementation</u>

Def. Logic Hazard: Given combinational function **f**, circuit implementation **C**, and an input transition t.

If f is <u>function hazard-free</u> for input transition t, but <u>implementation C may glitch</u> during transition t, then <u>circuit C has a <u>logic hazard</u> for transition t. Otherwise, <u>circuit C is <u>logic hazard-free</u> for transition t.</u></u>







Part I: Outline

- Problem #1: Eliminating Logic Hazards for
 <u>One</u> Input Transition
- Problem #2: Eliminating Logic Hazards for <u>Several</u> Input Transitions
- 2-Level Hazard-Free Logic Minimization: a Complete Example
- Existence of a Hazard-Free Solution
- An Alternative Approach: Using GC-Elements

PROBLEM #1: Eliminating Logic Hazards for <u>One</u> Input Transition

Given: a combinational function **f**, and a <u>function hazard-free</u> input transition t.

Goal: find a 2-level (AND-OR) implementation of **f** which is *logic hazard-free* for input transition t.

SUMMARY: Eliminating Logic Hazards for One Input Transition			
transition type	hazard-free requirements		
0> 0	?		
1> 1	?	_	
1> 0, 0> 1	?	21	















































FINAL SUMMARY: Eliminating Logic Hazards for One Input Transition

transition type	hazard-free requirements	
0> 0	- [none]	
1> 1	 required cube: must be covered by some implicant 	
1> 0, 0> 1	 required cubes: each must be covered by some implicant privileged cube: must not be illegally intersected 	45

PROBLEM #2: Eliminating Logic Hazards for <u>Several</u> Input Transitions

"2-Level Hazard-Free Logic Minimization Problem"

Given:

- a Boolean function
- a <u>specified set</u> of input transitions

Find:

 a <u>minimum-cost</u> 2-level implementation which is hazard-free for each specified input transition (i.e, guaranteed not to glitch)

Goals and Assumptions:

- produce hazard-free combinational circuit:
 - guaranteed glitch-free, <u>regardless</u> of gate+wire delays
- inputs: assumed to be glitch-free

2-Level Hazard-Free Logic Minimization Problem

Equivalent Goal

Find a 2-level circuit implementation, where:

- no privileged cube is *"illegally intersected"* by a product; and
- each required cube is *completely contained* in some product.



2-Level Hazard-Free Logic Minimization Problem (cont.)

Revised Goal (version #2):

Find a 2-level circuit implementation:

- ... using *only* DHF-prime implicants,
- ... where each required cube is <u>completely covered</u> by some product.



In each case, solve a *"covering problem":* <<u>"objects to be covered"</u>, <u>"covering objects"</u>>

Classic (Quine-McCluskey method, espresso-exact, ...):
<<u>on-set minterms</u>, <u>prime implicants</u>>

Hazard-Free (Nowick/Dill [92]): <<u>required cubes</u>, <u>DHF-prime implicants</u>> 49







Required Cubes: Each required cube must be <u>completely contained</u> in some product



Step 1: Generate All DHF-Prime Implicants



2-Level Hazard-Free Logic Minimization: a Complete Example

Step 1: Generate All DHF-Prime Implicants



Step 1: Generate All DHF-Prime Implicants



2-Level Hazard-Free Logic Minimization: a Complete Example

Step 1: Generate All DHF-Prime Implicants



Step 1: Generate All DHF-Prime Implicants



2-Level Hazard-Free Logic Minimization: a Complete Example

Step 1: Generate All DHF-Prime Implicants





Step 1: Generate All DHF-Prime Implicants



2-Level Hazard-Free Logic Minimization: a Complete Example Step 1: Generate All DHF-Prime Implicants First reduction of prime implicant DISCARD: contained in a DHF-Prime



Step 1: Generate All DHF-Prime Implicants



















Existence of a Hazard-Free Solution

Conclusion:

• asynchronous sequential synthesis methods: must produce functions <u>for which hazard-free</u> <u>implementations exist!</u>

Burst-Mode Synthesis Methods: impose constraints on

- state minimization
- state assignment
- ... to generate Boolean functions where all logic hazards can *always* be eliminated

Always *guarantee* a hazard-free solution exists





A Reading List

Hazard Basics:

- S. Unger, Asynchronous Sequential Switching Circuits, Wiley Interscience, 1969
- J. Beister, "A Unified Approach to Combinational Hazards", IEEE Transactions on Computers, vol C-23, no. 6, 1974
- S.M. Nowick, Automatic Synthesis of Burst-Mode Asynchronous Controllers, PhD Thesis, Stanford University, March 1993 (revised technical report, Stanford Computer Systems Lab CSL-TR-95-686, Dec. 1995).
- S.M. Nowick and D.L. Dill, "Exact Two-Level Minimization of Hazard-Free Logic with Multiple-Input Changes", IEEE Transactions on Computer-Aided Design, vol. 14, pp. 986-997, August 1995

<u>Two-Level Hazard-Free Logic Minimization:</u>

Basic Method: (first complete solution) exact hazard-free minimization

• S.M. Nowick and D.L. Dill, "Exact Two-Level Minimization of Hazard-Free Logic with Multiple-Input Changes", IEEE Transactions on Computer-Aided Design, vol. 14, pp. 986-997, August 1995

7

A Reading List (cont.)

Two-Level Hazard-Free Logic Minimization (cont.):

HFMIN: binary & symbolic (exact) hazard-free minimization

• R.M. Fuhrer and S.M. Nowick, *Sequential Optimization of Asynchronous and Synchronous Finite-State Machines: Algorithms and Tools.* Kluwer Academic, 2001.

Recent Methods: Exact Solutions

- "IMPYMIN": M. Theobald and S.M. Nowick, "Fast Heuristic and Exact Algorithms for Two-Level Hazard-Free Logic Minimization", IEEE Transactions on Computer-Aided Design, vol. 17, pp. 1130-1147, November 1998
- C. Myers and H. Jacobson, "Efficient Exact Two-Level Hazard-Free Logic Minimization", Async-01 Symposium (IEEE Int. Symp. On Advanced Rsrch. In Asynchronous Circuits and Systems), pp. 64-73, March 2001
- J. Rutten, M. Berkelaar, et al., "An Efficient Divide and Conquer Algorithm for Exact Hazard-Free Logic Minimization", Design, Automation and Test in Europe Conference (DATE), pp. 749-754, February 1998.

Recent Methods: Heuristic Solutions

 "ESPRESSO-HF": M. Theobald and S.M. Nowick, "Fast Heuristic and Exact Algorithms for Two-Level Hazard-Free Logic Minimization", IEEE Transactions on Computer-Aided Design, vol. 17, pp. 1130-1147, November 1998



Goal: Hazard-Free Multi-Level Logic

<u>Strategy</u>

Start with: hazard-free 2-level logic Apply: <u>hazard-non-increasing</u> multi-level transformations



Hazard-Non-Increasing Multi-Level Transforms

A Large Menu of "Safe Transforms": [Unger, Kung]

- Associative Law
- Factoring
- DeMorgan's Law
- Many others:
 - Kernel & Cube Factoring
 - Dual Global Flow
 - Double Inversion
 - Tree Decomposition of a Gate















A Reading List

Hazard-Free Multi-Level Logic:

- S. Unger, Asynchronous Sequential Switching Circuits, Wiley Interscience, 1969
- D. Kung, "Hazard-non-increasing gate-level optimization algorithms", IEEE International Conference on CAD (ICCAD), pp. 631-634, Nov. 1992
- B. Lin and S. Devadas, "Synthesis of Hazard-Free Multi-Level Logic Under Multiple-Input Changes from Binary Decision Diagrams", IEEE Transactions on Computer-Aided Design, vol. 14:8, pp. 974-985, August 1995

<u>Hazard-Free Technology Mapping:</u>

- P. Siegel, G. De Micheli, and D. Dill, "Automatic Technology Mapping for Generalized Fundamental Mode Asynchronous Designs," IEEE Design Automation Conference (DAC), pp. 61-67, June 1993
- P.A. Beerel, K.Y. Yun, and W.C. Chou, "Optimizing Average-Case Delay in Technology Mapping of Burst-Mode Circuits", Async Symposium (IEEE Intl. Symposium on Advanced Research in Async. Circuits and Systems), PP. 244-259, March 1996.

89

A Reading List (cont.)

Hazard-Free Technology Mapping (cont.):

- K. James and K.Y. Yun, "Average-case optimized transistor-level technology mapping of extended burst-mode circuits", Async Symposium (IEEE Intl. Symposium on Advanced Research in Async. Circuits and Systems), PP. 70-79, April 1998.
- P. Kudva, G. Gopalakrishnan, H. Jacobson, and S. Nowick, "Synthesis of Hazard-Free Customized CMOS Complex-Gate Networks Under Multiple-Input Changes", IEEE Design Automation Conference (DAC), pp. 77-82, June 1996