# CSEE 4823 Advanced Logic Design Handout: Lecture \#10 [part2] 10/6/16 

Prof. Steven M. Nowick nowick@cs.columbia.edu

Department of Computer Science (and Elect. Eng.) Columbia University New York, NY, USA

## Conditional Sum Adders

## 8-Bit Conditional Sum Adder: Level 1

Deriving Design for Bits 4-7 = typical case (i.e. not near right side)


## 8-Bit Conditional Sum Adder: Level2

Deriving Design for Bits 4-7 = typical case (i.e. not near right side)

Notation: shows two 2-to-1 MUXes with the same select signal $\left(c 5_{\mathrm{I}}\right)$
$\mathrm{cb} \mathrm{ob}_{\mathrm{o}} \mathrm{s} 5_{\mathrm{o}} \mathrm{s} 5_{1}$


8-Bit Conditional Sum Adder: Levels 1 \& 2
Deriving Design for Bits 4-7 = typical case (i.e. not near right side)


## 8-Bit Conditional Sum Adder: Levels 1 to 4

Deriving Design for Bits 4-7 = typical case (i.e. not near right side)

Levels 1 through 4 (complete): see Conditional Sum Adder handout

## 8-Bit Conditional Sum Adder: Level 1

Deriving Design for Bits 0-3 = special case (i.e. at right side)


Note: no speculation of two options in bit 0, since CIN is known.

## 8-Bit Conditional Sum Adder: Level 1\&2

Deriving Design for Bits 0-3 = special case (i.e. at right side)

$c 2_{0} c 2_{1} s 1_{0} s 1_{1}$

## 8-Bit Conditional Sum Adder: Levels 1 to 3

Deriving Design for Bits 0-3 = special case (i.e. at right side)

Levels 1 through 3 (complete): see Conditional Sum Adder handout

## 8-Bit Conditional Sum Adder: Final Design

...see Conditional Sum Adder Handout for complete detailed design

