Scalable Emulation of Heterogeneous Systems



Emilio G. Cota Columbia University

PhD Dissertation Defense March 14, 2019

Moore's Law



Data: CPUDB, Intel ARK, Wikipedia: https://en.wikipedia.org/wiki/Transistor_count

Moore's Law



Dennard Scaling is dead



power density increasing since the mid-00's

Plot from 2018 Turing Lecture by Hennessy & Patterson Data based on models in Esmaeilzadeh et al., "Dark Silicon and the End of Multicore Scaling", ISCA'11





max Frequency (MHz) → Frequency (MHz) → SPECInt Score → TDP (W) →



max Frequency (MHz) 🛛 👄 Frequency (MHz) 🔶 SPECInt Score 🛛 🔫 TDP (W) 🗠



Number of Cores ---

TDP (W) 🔶

max Voltage (V) . min Voltage (V) 🛛 🛶



.

1.4



TDP (W) 📥

...but multicores can only take us so far due to Amdahl's law:





and even if p == 1, multicore scaling will stop due to growing power density: growing portions of chips will have to remain powered off (a.k.a. "dark silicon")

Post-Dennard Scaling Era Energy efficiency is the key metric



Accelerators

Give up generality for greater efficiency

embrace *dark silicon*: add many accelerators; not all will be on at the same time



Who can afford non-generality?

Accelerators are expensive to develop and deploy, particularly ASICs

Investment can only be amortized for high-demand application domains

Example: Bitcoin accelerators



Example: Bitcoin accelerators

Who can afford non-generality?

Accelerators are expensive to develop and deploy, particularly ASICs

Investment can only be amortized for high-demand application domains



Today's systems are increasingly Heterogeneous



Heterogeneous systems integrate general-purpose cores with accelerators

With further transistor scaling, increasing portions of the chip will be devoted to accelerators

Example: Apple A12 7nm SoC ("Iphone X/XS")

Sources: techinsights.com "Apple iPhone XS Max Teardown", anandtech.com

Heterogeneous Systems' Challenges

Accelerator design

High-level synthesis tools enable productive design space exploration

Accelerator Integration





Unused *accelerators* incur a large *opportunity cost*

System-level evaluation



Simulators for heterogeneous systems are limited by a *lack of fast, scalable emulators*

Heterogeneous systems' Emulation Requirements

Accelerator modeling

From RTL and/or high-level synthesis descriptions

Full-system

Accelerators might affect the hardware-software interface, e.g. virtual memory or I/O



Portable, cross-ISA

Accelerators might require ISA innovations

Performance

Leverage multi-core hosts while maintaining correctness

Thesis

"Fast, scalable machine emulation is feasible and useful for evaluating the design and integration of heterogeneous systems"

"Fast, scalable machine emulation is feasible and useful for evaluating the design and integration of heterogeneous systems"

Cross-ISA Emulation

- Design of a scalable, full-system, cross-ISA emulator
- [CGO'17] Handling of guest-host ISA differences in atomic instructions

Qelt [VEE'19]

- Fast, correct cross-ISA FP emulation leveraging the host FPU
- Fast, cross-ISA instrumentation layer
- Scalable emulation also during heavy code generation

"Fast, scalable machine emulation is feasible and useful for evaluating the design and integration of heterogeneous systems"

Cross-ISA Emulation

Qelt

[VEE'19]

- Design of a scalable, full-system, cross-ISA emulator
- [CGO'17] Handling of guest-host ISA differences in atomic instructions
 - Fast, correct cross-ISA FP emulation leveraging the host FPU
 - Fast, cross-ISA instrumentation layer
 - Scalable emulation also during heavy code generation

Accelerator Integration

- Quantitative comparison of accelerator couplings
- Technique to lower the opportunity cost of accelerator integration by reusing acc. memories to extend the LLC
- [DAC'15] ROCA [CAL'14, ICS'16] 1.10

Pico: Cross-ISA Machine Emulation

goal: efficient, correct, multicore-on-multicore cross-ISA emulation



Cota, Bonzini, Bennée, Carloni. "Cross-ISA Machine Emulation for Multicores", CGO, 2017

1-Minute Emulation Tutorial

Main task: Fetch -> Decode -> Execute How? Two options:

1-Minute Emulation Tutorial

Main task: Fetch -> Decode -> Execute How? Two options:

1. Interpretation

uint8_t *ip; uint8_t opcode;

while (true)

```
// Read the next token from the instruction stream
opcode = *ip;
```

```
// Advance to the next byte in the stream
ip++;
```

```
// Decide what to do
switch (opcode) {
   case PZT_ADD_32:
        ...
        break;
   case PZT_SUB_32:
        ...
        break;
        ...
        break;
        ...
   }
}
```

1-Minute Emulation Tutorial

Main task: Fetch -> Decode -> Execute

How? Two options:

1. Interpretation

uint8_t *ip; uint8_t opcode;

while (true)

```
// Read the next token from the instruction stream
opcode = *ip;
```

```
// Advance to the next byte in the stream
ip++;
```

2. Dynamic Binary Translation (DBT)



- Faster than interpretation
- 😢 More complex

e.g., external "helpers" are needed to deal with complex emulation

Pico makes QEMU* a scalable emulator

Open source: https://www.qemu.org

Widely used in both industry and academia

Supports many ISAs through **DBT** via TCG, its Intermediate Representation (IR):



Pico makes QEMU* a scalable emulator

Open source: https://www.qemu.org

Widely used in both industry and academia

Supports many ISAs through **DBT** via TCG, its Intermediate Representation (IR):



Our contributions are not QEMU-specific

They are applicable to dynamic binary translators at large

Challenges in scalable cross-ISA emulation

(1) Scalability of the DBT engine

(2) ISA disparities between guest & host:

(2.1) Memory consistency mismatches

- (2.2) Atomic instruction semantics
 - i.e. compare-and-swap vs. load locked-store conditional

Challenges in scalable cross-ISA emulation

(1) Scalability of the DBT engine

(2) ISA disparities between guest & host:

(2.1) Memory consistency mismatches

(2.2) Atomic instruction semantics

i.e. compare-and-swap vs. load locked-store conditional

Related Work:

- PQEMU [A] and COREMU [B] do not address (2)
- ArMOR [C] solves (2.1)

[A] J. H. Ding et al. PQEMU: A parallel system emulator based on QEMU. ICPADS, 2011

[B] Z. Wang et al. COREMU: A scalable and portable parallel full-system emulator. PPoPP, 2011

[C] D. Lustig et al. ArMOR: defending against memory consistency model mismatches in heterogeneous architectures. ISCA, 2015

Challenges in scalable cross-ISA emulation

(1) Scalability of the DBT engine

(2) ISA disparities between guest & host:

(2.1) Memory consistency mismatches

(2.2) Atomic instruction semantics i.e. compare-and-swap vs. load locked-store conditional

Related Work:

- PQEMU [A] and COREMU [B] do not address (2)
- ArMOR [C] solves (2.1)

Pico's contributions: (1) & (2.2)

[A] J. H. Ding et al. PQEMU: A parallel system emulator based on QEMU. ICPADS, 2011
[B] Z. Wang et al. COREMU: A scalable and portable parallel full-system emulator. PPoPP, 2011
[C] D. Lustig et al. ArMOR: defending against memory consistency model mismatches in heterogeneous architectures. ISCA, 2015

Pico's Architecture



- One host thread per guest CPU
 - Instead of emulating guest CPUs one at a time
- Key data structure: translation block cache

Translation Block (TB) Cache



- Buffers TBs to amortize translation cost
- Shared by all vCPUs to minimize code duplication
 - see [*] for a private vs. shared cache comparison

Translation Block (TB) Cache



- Buffers TBs to amortize translation cost
- Shared by all vCPUs to minimize code duplication
 - see [*] for a private vs. shared cache comparison

To scale for most workloads, we need concurrent code *execution*





Problems in QEMU's TB hash table



Problems in QEMU's TB hash table

- Long hash chains: slow lookups
 - Fixed number of buckets
 - hash=h(phys_addr) leads to uneven chain lengths



Problems in QEMU's TB hash table

- Long hash chains: slow lookups
 - Fixed number of buckets
 - hash=h(phys_addr) leads to uneven chain lengths
- No support for **concurrent lookups**

Pico's Translation Block Cache



- *hash=h(phys_addr, phys_PC, cpu_flags)*: uniform chain distribution
 - e.g. longest chain down from 550 to 40 TBs when booting ARM Linux
- **QHT**: A resizable, scalable hash table
 - scales for both reads & writes
- Keeps QEMU's global lock for code translation
 - Translation is rare, but more on this later!






Parallel Performance (x86-on-x86)

- Speedup normalized over native's singlethreaded perf
- Dashed: Ideal scaling
- QEMU-user not shown: does not scale at all



- Speedup normalized over native's singlethreaded perf
- Dashed: Ideal scaling
- QEMU-user not shown: does not scale at all
- Pico scales better than Native
 - PARSEC known not to scale to many cores*
 - DBT slowdown delays scalability collapse

[*] Southern, Renau. "Deconstructing PARSEC scalability", WDDD, 2015

Parallel Performance (x86-on-x86)



- Speedup normalized over native's singlethreaded perf
- Dashed: Ideal scaling
- QEMU-user not shown: does not scale at all
- Pico scales better than Native
 - PARSEC known not to scale to many cores*
 - DBT slowdown delays scalability collapse

Parallel Performance (x86-on-x86)



[*] Southern, Renau. "Deconstructing PARSEC scalability", WDDD, 2015

Parallel Performance (x86-on-x86)

- Speedup normalized over native's singlethreaded perf
- Dashed: Ideal scaling
- QEMU-user not shown: does not scale at all
- Pico scales better than Native
 - PARSEC known not to scale to many cores*
 - DBT slowdown delays scalability collapse
- Similar trends for server workloads



Atomic Operations

Load Locked-Store Conditional (LL/SC)

Compare-and-Swap (CAS)

<pre>/* runs as a single atomic bool CAS(type *ptr, type of</pre>	instruction */ ld, type new) {	<pre>/* * store_exclusive * been written to */ do { val = load_exc? val += 1; /* } while (store_exc?)</pre>	<pre>() returns 1 if addr has since load_exclusive() lusive(addr); do something */ lusive(addr, val);</pre>
x86/IA-64:	cmpxchg	Alpha: POWER: ARM: aarch64: MIPS: RISC-V:	ldl_l/stl_d lwarx/stwcx ldrex/strex ldaxr/strlxr ll/sc lr/sc

Atomic Operations

Load Locked-Store Conditional (LL/SC)

Compare-and-Swap (CAS)

<pre>/* runs as a single atomic inst bool CAS(type *ptr, type old, t</pre>	truction */	<pre>/* * store_exclusive() returns * been written to since load */ do { val = load_exclusive(adds val += 1; /* do someths } while (store_exclusive(adds))</pre>	<pre>1 if addr has d_exclusive() r); ing */ r, val);</pre>
x86/IA-64:	cmpxchg	Alpha: POWER: ARM: aarch64: MIPS: RISC-V:	<pre>ldl_l/stl_c lwarx/stwcx ldrex/strex ldaxr/strlxr ll/sc lr/sc</pre>

Challenge: How to *correctly* emulate atomics in a parallel environment, without hurting *scalability*?

Challenge: How to *correctly* emulate atomics in a parallel environment, without hurting *scalability*?

CAS on CAS host: Trivial

CAS on LL/SC: Trivial

Challenge: How to *correctly* emulate atomics in a parallel environment, without hurting *scalability*?

CAS on CAS host: Trivial

CAS on LL/SC: Trivial

LL/SC on LL/SC: Not trivial

Only a few simple instructions are allowed between LL and SC

Challenge: How to *correctly* emulate atomics in a parallel environment, without hurting *scalability*?

CAS on CAS host: Trivial

CAS on LL/SC: Trivial

LL/SC on LL/SC: Not trivial

Only a few simple instructions are allowed between LL and SC

LL/SC on CAS: Not trivial

Solving this solves LL/SC on LL/SC, because LL/SC is stronger than CAS However, there's the **ABA problem**

ABA Problem

Init: *addr = A;

time

сри0	cpu1
<pre>do { val = load_exclusive(addr); /* reads A */ } while (store_exclusive(addr, newval);</pre>	atomic_set(addr, B); atomic_set(addr, A);

SC fails, regardless of the contents of *addr

ABA Problem

Init: *addr = A;

time

сри0	cpu1
do { val = load exclusive (addr): /* reads A */	
	atomic_set(addr, B); atomic_set(addr, A):
} while (store_exclusive (addr, newval);	

SC fails, regardless of the contents of *addr

	C	pu0	cpu1
time	d	lo { val = atomic_read(addr); /* reads A */ while (CAS (addr, val, newval);	atomic_set(addr, B); atomic_set(addr, A);

CAS succeeds where SC failed!

Pico's Emulation of Atomics 3 proposed options that scale:

1. Pico-CAS: pretend ABA isn't an issue

- Scalable & fast, yet incorrect due to ABA!
 - However, portable code relies on CAS only, not on LL/SC (e.g. Linux kernel, gcc atomics)

2. Pico-ST: "store tracking"

- Correct, scalable & portable
 Perf penalty due to instrumenting regular stores

3. Pico-HTM: Leverages hardware transactional memory (HTM) extensions

- Correct & scalable
- No need to instrument regular stores
 - But requires HTM support on the host

Atomic emulation perf Pico-user *atomic_add*, multi-threaded, aarch64-on-POWER



Trade-off: correctness vs. scalability vs. portability

- All Pico options scale as contention is reduced
 - QEMU cannot scale: it stops all other CPUs on every atomic
- Pico-CAS is the fastest, yet is not correct
- Pico-HTM performs well, but requires hardware support
- Pico-ST scales, but it is slowed down by store instrumentation
- HTM noise: probably due to optimized same-core SMT transactions

Qelt: Cross-ISA Machine Instrumentation

goal: fast, scalable instrumentation of a machine emulator

Cota, Carloni. "Cross-ISA Machine Instrumentation using Fast and Scalable Dynamic Binary Translation", VEE, 2019

Recall our motivation: *Fast,* cross-ISA, full-system *instrumentation How fast?*

- Goal: match Pin's speed when using it for simulation
 - Note that Pin is same-ISA, user-only

Recall our motivation: *Fast*, cross-ISA, full-system *instrumentation How fast*?

- Goal: match Pin's speed when using it for simulation
 - Note that Pin is same-ISA, user-only

How to get there? Need to:

- Increase emulation speed
 - Pico is slower than Pin, particularly for full-system and FP workloads
 - Pico does not scale for workloads that translate a lot of code in parallel, e.g. parallel compilation
- Support cross-ISA instrumentation of the guest

Qelt's contributions

Emulation Speed

- 1. Correct cross-ISA FP emulation using the host FPU
- 2. Integration of two state-of-the-art optimizations:
 - indirect branch handling
 - dynamic sizing of the **software TLB**
- 3. Make the DBT engine scale under heavy code translation
 - Not just during *execution*, like Pico

Instrumentation

4. Fast, ISA-agnostic instrumentation layer for QEMU

1. Cross-ISA FP Emulation

- Rounding, NaN propagation, exceptions, etc. have to be emulated correctly
- Reading the host FPU flags is *very* expensive
 - soft-float is faster, which is why QEMU uses it



- Qelt uses the host FPU for a **subset of FP operations**, *without ever reading the host FPU flags*
 - Fortunately, this subset is very common
 - defers to soft-float otherwise

1. Cross-ISA FP Emulation

```
float64 float64 mul(float64 a, float64 b, fp status *st)
  float64 input flush2(&a, &b, st);
  if (likely(float64 is zero or normal(a) &&
             float64 is zero or normal(b) &&
             st->exception flags & FP INEXACT &&
             st->round mode == FP ROUND NEAREST EVEN))
    if (float64_is_zero(a) || float64_is_zero(b)) {
      bool neg = float64 is neg(a) ^ float64 is neg(b);
      return float64 set sign(float64 zero, neg);
      else {
      double ha = float64 to double(a);
      double hb = float64 to double(b);
      double hr = ha * hb;
      if (unlikely(isinf(hr))) {
        st->float exception flags |= float flag overflow;
      } else if (unlikely(fabs(hr) <= DBL MIN)) {</pre>
        qoto soft fp;
      return double to float64(hr);
soft fp:
  return soft float64 mul(a, b, st);
```

.. and similarly for 32/64b + , - , \times , \div , $\sqrt{}$, ==

Common case:

- A, B are normal or zero
- Inexact already set
- Default rounding

How common?

99.18%

of FP instructions in SPECfp06

2. Other Optimizations

derived from state-of-the-art DBT engines

A. Indirect branch handling

- We implement Hong et al.'s [A] technique to speed up indirect branches
 - We add a new TCG operation so that all ISA targets can benefit

[A] Hong, Hsu, Chou, Hsu, Liu, Wu. "Optimizing Control Transfer and Memory Virtualization in Full System Emulators", ACM TACO, 2015
 [B] Tong, Koju, Kawahito, Moshovos. "Optimizing memory translation emulation in full system emulators", ACM TACO, 2015

2. Other Optimizations

derived from state-of-the-art DBT engines

A. Indirect branch handling

- We implement Hong et al.'s [A] technique to speed up indirect branches
 - We add a new TCG operation so that all ISA targets can benefit

B. TLB Emulation (full-system)

- Virtual memory is emulated with a *software TLB*
 - Guest memory accesses first check a TLB array on the host

2. Other Optimizations

derived from state-of-the-art DBT engines

A. Indirect branch handling

- We implement Hong et al.'s [A] technique to speed up indirect branches
 - We add a new TCG operation so that all ISA targets can benefit

B. TLB Emulation (full-system)

- Virtual memory is emulated with a *software TLB*
 - Guest memory accesses first check a TLB array on the host
- Tong et al. [B] present TLB resizing based on TLB use rate at flush time
 - We improve on it by incorporating history to shrink less aggressively
 - Rationale: if a memory-hungry process was just scheduled out, it is likely that it will be scheduled in in the near future

[A] Hong, Hsu, Chou, Hsu, Liu, Wu. "Optimizing Control Transfer and Memory Virtualization in Full System Emulators", ACM TACO, 2015
 [B] Tong, Koju, Kawahito, Moshovos. "Optimizing memory translation emulation in full system emulators", ACM TACO, 2015

Ind. branch + FP improv.

user-mode x86_64-on-x86_64. Baseline: Pico (i.e. QEMU v3.1.0)

+indirect branch handling optimization
 +floating point using the host FPU



TLB resizing

full-system x86_64-on-x86_64. Baseline: Pico (i.e. QEMU v3.1.0)

- +indirect branch opt. + fast FP +dynamic TLB resizing (Tong et al.) +TLB resizing with history



+TLB **history**: takes into account recent usage of the TLB to shrink less aggressively, improving performance

3.9

3. Parallel code translation

with a shared translation block (TB) cache



Monolithic TB cache (Pico)

Parallel TB execution (green blocks)

Serialized TB generation (*red* blocks) with a **global lock**

3. Parallel code translation

with a shared translation block (TB) cache



Monolithic TB cache (Pico)

- Parallel TB execution (green blocks)
- Serialized TB generation (*red* blocks) with a global lock

Partitioned TB cache (Qelt)

- Parallel TB execution
- Parallel TB generation (one region per vCPU)
- vCPUs generate code at different rates
 - Appropriate region sizing ensures low code cache waste

Parallel code translation

Guest VM performing parallel compilation of Linux kernel modules, x86_64-on-x86_64

 Pico does not scale for this workload due to contention on the lock serializing code generation

- +parallel generation removes the scalability bottleneck
 - Scalability is similar (or better) to KVM's





QEMU/Pico cannot instrument the guest

- Would like **plugin** code to receive *callbacks* on *instruction-grained events*
 - e.g. memory accesses performed by a particular instruction in a translated block (TB), as in Pin

Instrumentation with Qelt

• Qelt first adds "empty" instrumentation in TCG, QEMU's IR



Instrumentation with Qelt

- Qelt first adds "empty" instrumentation in TCG, QEMU's IR
- Plugins subscribe to events in a TB
 - They can use a decoder; Qelt only sees opaque insns/accesses



Instrumentation with Qelt

- Qelt first adds "empty" instrumentation in TCG, QEMU's IR
- Plugins subscribe to events in a TB
 - They can use a decoder; Qelt only sees opaque insns/accesses
- Qelt then substitutes "empty" instrumentation with the actual calls to plugin *callbacks* (or removes it if not needed)



Instrumentation with Qelt

- Qelt first adds "empty" instrumentation in TCG, QEMU's IR
- Plugins subscribe to events in a TB
 - They can use a decoder; Qelt only sees opaque insns/accesses
- Qelt then substitutes "empty" instrumentation with the actual calls to plugin *callbacks* (or removes it if not needed)



• Other features: inlining, helper instr., accelerator support (DMA, interrupts, I/O)...

Full-system instrumentation

x86_64-on-x86_64 (lower is better). Baseline: KVM



Qelt faster than the state-of-the-art, even for heavy instrumentation (cachesim) ^{3.13}

User-mode instrumentation

x86_64-on-x86_64 (lower is better). Baseline: native



 Qelt has narrowed the gap with Pin/DRIO for no instr., although for FP the gap is still significant



User-mode instrumentation

x86 64-on-x86 64 (lower is better). Baseline: native



401.bziP2

A03.8CC A29.met

A00 Peribench

As central As a ce

A65.tonto

A70.10m A81.W1

A82-sphint? FP-8eomean

AAT deall

450.50Plet A53. Povray

A36-2dushOM

A37. lestiesd AAA.namd

A10. byaves A16-8317855 A33.mile A3A. Teusmp A35.8Tomacs

- Qelt has narrowed the gap with Pin/DRIO for no instr., although for FP the gap is still significant
- DRIO is not • designed for noninline instr.

18323aancomk

A73.25tat

INT seomean

AG. Hogentum

458-sienes

A45.80bmlt

456.hnmet

A6A.h26Aret

AT1.onnetpp

User-mode instrumentation

x86_64-on-x86_64 (lower is better). Baseline: native



- Qelt has narrowed the gap with Pin/DRIO for no instr., although for FP the gap is still significant
- DRIO is not designed for non-inline instr.
- Qelt is competitive with Pin for heavy instrumentation (cachesim), while being cross-ISA
"Fast, scalable machine emulation is feasible and useful for evaluating the design and integration of heterogeneous systems"

Cross-ISA Emulation

Qelt

[VEE'19]

- Design of a scalable, full-system, cross-ISA emulator
- [CGO'17] Handling of guest-host ISA differences in atomic instructions
 - Fast, correct cross-ISA FP emulation leveraging the host FPU
 - Fast, cross-ISA instrumentation layer
 - Scalable emulation also during heavy code generation

Accelerator Integration

- Quantitative comparison of accelerator couplings
- Technique to lower the opportunity cost of accelerator integration by reusing acc. memories to extend the LLC
- [DAC'15] ROCA [CAL'14, ICS'16]

4

'Fast, scalable machine emulation is feasible and useful for evaluating the design and integration of heterogeneous systems"

Cross-ISA Emulation

- Design of a scalable, full-system, cross-ISA emulator
- [CGO'17] Handling of guest-host ISA differences in atomic instructions
 - Fast, correct cross-ISA FP emulation leveraging the host FPU
 - Fast, cross-ISA instrumentation layer
 - Scalable emulation also during heavy code generation

Accelerator Integration

- Quantitative comparison of accelerator couplings
- Technique to lower the opportunity cost of accelerator integration by reusing acc. memories to extend the LLC
- [DAC'15] ROCA [CAL'14, ICS'16]

Accelerator Coupling in Heterogeneous Architectures

goal: to draw observations about performance, efficiency and programmability of accelerators with different couplings

Cota, Mantovani, Di Guglielmo, Carloni. "An Analysis of Accelerator Coupling in Heterogeneous Architectures", DAC, 2015

Tightly-Coupled Accelerators

TCA



Nil invocation overhead (via ISA extensions)
 No internal storage: direct access to L1 cache
 Limited portability: design heavily tied to CPU

Loosely-Coupled Accelerators

LCA, two flavors: DRAM-DMA, LLC-DMA



Good design reuse: no CPU-specific knowledge
 High set-up costs: driver invocation and DMA
 Freedom to tailor private memories (PLMs), e.g. providing different banks, ports, and bit widths
 PLMs require large area expenses

- Applications: Seven high-throughput kernels from the PERFECT Benchmark Suite[*]
 - Used High-Level Synthesis for productivity

Cargo: Heterogeneous System Simulation Accelerators CPU & memory



- Full-system running Linux
- Detailed event-driven L1 and L2 cache models + DRAMSim2 for DRAM
- LCAs: Unmodified SystemC/RTL/Chisel/C/C++ accelerators are simulated in parallel with the CPU simulation, synchronizing every n cycles (e.g. 100)

Results

Perf. & Efficiency



- LCAs best positioned to deliver high throughput given inputs of non-trivial size
 - Efficiency gap between LCAs due to difference in off-chip accesses
 - LCAs can saturate DRAM bandwidth, e.g. sort:



Results

Perf. & Efficiency



- LCAs best positioned to deliver high throughput given inputs of non-trivial size
 - Efficiency gap between LCAs due to difference in off-chip accesses
 - LCAs can saturate DRAM bandwidth, e.g. sort:



Why LCAs > TCAs:

Tailored, many-ported PLMs are key to performance

• L1s cannot provide this parallelism (at most 2 ports!)



ROCA: Reducing the Opportunity Cost of Accelerator Integration

goal: to expose on-chip accelerator PLMs to the LLC, thereby extracting utility from accelerators when otherwise unused

Cota, Mantovani, Petracca, Casu, Carloni. "Accelerator Memory Reuse in the Dark Silicon Era", Computer Architecture Letters (CAL), 2014 Cota, Mantovani, Carloni. "Exploiting Private Local Memories to Reduce the Opportunity Cost of Accelerator Integration", Intl. Conf. on Supercomputing (ICS), 2⁶16¹

An accelerator is only of *utility* if it applies to the system's workload



An accelerator is only of *utility* if it applies to the system's workload



If it doesn't, more generally-applicable alternatives are more productive

An accelerator is only of *utility* if it applies to the system's workload



If it doesn't, more generally-applicable alternatives are more productive

An accelerator is only of *utility* if it applies to the system's workload



If it doesn't, more generally-applicable alternatives are more productive

Observation #1: Accelerators are mostly memory

c An average of 69% of accelerator area is consumed by memory

Lyons, Hempstead, Wei, Brooks. "The Accelerator Store", TACO, 2012

Accelerator examples: AES, JPEG encoder, FFT, USB, CAN, TFT controller, UMTS decoder..

#2: Average accelerator memory utilization is low

Not all accelerators on a chip are likely to run at the same time

#3: Acc. PLMs provide a de facto NUCA substrate



Observation #1: Accelerators are mostly memory

c An average of 69% of accelerator area is consumed by memory

Lyons, Hempstead, Wei, Brooks. "The Accelerator Store", TACO, 2012

Accelerator examples: AES, JPEG encoder, FFT, USB, CAN, TFT controller, UMTS decoder..

#2: Average accelerator memory utilization is low

Not all accelerators on a chip are likely to run at the same time

#3: Acc. PLMs provide a de facto NUCA substrate

ROCA'sTo extend the LLC with acc.
PLMs when otherwise not
in use



Minimal modifications to accelerators



Parallel Simulation with Cargo



	acc 128K	acc 192K	acc 128K	acc 192K	acc 192K	acc 192K	acc 128K	
	acc 192K	L2 256K	core	L2 256K	core	L2 256K	acc 192K	
A 'S	acc 192K	core	core	core	core	core	acc 128K	
	acc 192K	L2 256K	core	МС	core	L2 256K	acc 192K	
	acc 128K	core	core	core	core	core	acc 192K	
	acc 192K	L2 256K	core	L2 256K	core	L2 256K	acc 192K	
	acc 128K	acc 192K	acc 192K	acc 192K	acc 128K	acc 192K	асс 128К	

Configurations:

- 2M S-NUCA baseline
- 8MB S-NUCA (not pictured)
- **same-area 6M ROCA**, assuming accelerators are 66% memory (below the typical 69%)

Workloads:

• Multi-programmed SPEC06 runs, not amenable to acceleration

cores	16 cores, i386 ISA, in-order IPC=1 except on memory accesses, 1GHz
L1 caches	Split I/D 32KB, 4-way set-associative, 1-cycle latency, LRU
L2 caches	8-cycle latency, LRU S-NUCA: 16ways, 8 banks ROCA: 12 ways
Coherence	MESI protocol, 64-byte blocks, standalone directory cache
DRAM	1 controller, 200-cycle latency, 3.5GB physical
NoC	5x5 or 7x7 mesh, 128b flits, 2-cycle router traversal, 1-cycle links, XY router
OS	Linux v2.6.34

Results



Assuming no accelerator activity,

- 6M ROCA can realize 70%/68% of the performance/energy efficiency benefits of a same-area 8M S-NUCA
 - while retaining accelerators' potential orders-of-magnitude gains

- Sensitivity studies sweeping accelerator activity over
 - **space** (which accelerators are reclaimed)
 - time (how frequently they are reclaimed)
- Key result: Accelerators with idle windows >10ms are prime candidates for ROCA
 - perf/eff. within 10/20% of that with 0% activity

Conclusions

Contributions

Cross-ISA Emulation

- [CGO'17, VEE'19] Fast, scalable, cross-ISA machine emulation and instrumentation
 - Performance for simulator-like instrumentation is competitive with stateof-the-art same-ISA emulators such as Pin

Accelerator Integration

- [DAC'15] Quantitative comparison of accelerator couplings
- [CAL'14, ICS'16] ROCA: Lower the opportunity cost of accelerator integration by reusing acc. memories to extend the LLC

[CAL'14] Cota, Mantovani, Petracca, Casu, Carloni. "Accelerator Memory Reuse in the Dark Silicon Era", Computer Architecture Letters (CAL), 2014

[DAC'15] Cota, Mantovani, Di Guglielmo, Carloni. "An Analysis of Accelerator Coupling in Heterogeneous Architectures", DAC, 2015

[ICS'16] Cota, Mantovani, Carloni. "Exploiting Private Local Memories to Reduce the Opportunity Cost of Accelerator Integration", Intl. Conf. on Supercomputing (ICS), 2016

[CGO'17] Cota, Bonzini, Bennée, Carloni. "Cross-ISA Machine Emulation for Multicores", CGO, 2017

[VEE'19] Cota, Carloni. "Cross-ISA Machine Instrumentation using Fast and Scalable Dynamic Binary Translation", VEE, 2019

Pico + Qelt in QEMU

- Instrumentation layer: under review by the QEMU community
- Everything else: **merged upstream** QEMU v2.7 (Sept'16)↔QEMU v4.0 (April'19)
 - Code contributions well-received (and improved!) by the QEMU community
 - 302 commits to date

Pico + Qelt in QEMU

- Instrumentation layer: under review by the QEMU community
- Everything else: **merged upstream** QEMU v2.7 (Sept'16)↔QEMU v4.0 (April'19)
 - Code contributions well-received (and improved!) by the QEMU community
 - 302 commits to date

Future Impact

- We hope other researchers and educators will adopt QEMU to drive **simulators** of **heterogeneous systems**
- Cargo is a good example
 - Orders of magnitude faster than existing tools such as gem5-aladdin (~200 KIPS vs. ~10s of MIPS)
 - Has been used for both research and teaching at Columbia



Backup slides

Hash table Requirements

Fast, concurrent lookups

Low update rate: max 6% booting Linux

Candidate #1: ck_hs [1] (similar to [12])

Candidate #2: CLHT [13]

#3: Our proposal: QHT

• Lock-free lookups, but no restrictions on the mem allocator



Per-bucket sequential locks; retries very unlikely

[1] http://concurrencykit.org

[12] D. Bruening, V. Kiriansky, T. Garnett, and S. Banerji. Thread-shared software code caches. CGO, pages 28–38, 2006

[13] T. David, R. Guerraoui, and V. Trigonakis. Asynchronized concurrency: The secret to scaling concurrent search data structures. ASPLOS, p. 631–644, 2015

QEMU emulation modes

User-mode (QEMU-user)

- DBT of user-space code only
- System calls are run natively on the host machine
- QEMU executes all translated code under a global lock
 - Forces serialization to safely emulate multi-threaded code

QEMU emulation modes

User-mode (QEMU-user)

- DBT of user-space code only
- System calls are run natively on the host machine
- QEMU executes all translated code under a global lock
 - Forces serialization to safely emulate multi-threaded code

System-mode (QEMU-system)

- Emulates an entire machine
 - Including guest OS and system devices
- QEMU uses a single thread to emulate guest CPUs using DBT
 - No need for a global lock since no races are possible

Single-threaded perf (x86-on-x86)



- Pico-user is 20-90% faster than QEMU-user due to lockless TB lookups
- Pico-system's perf is virtually identical to QEMU-system's

Pico-ST: Store Tracking

- Each address accessed atomically gets an entry of CPU set + lock
 - LL/SC emulation code operates on the CPU set atomically
- Keep entries in a HT indexed by address of atomic access

Pico-ST: Store Tracking

- Each address accessed atomically gets an entry of CPU set + lock
 - LL/SC emulation code operates on the CPU set atomically
- Keep entries in a HT indexed by address of atomic access
- **Problem:** regular stores must abort conflicting LL/SC pairs!

Pico-ST: Store Tracking

- Each address accessed atomically gets an entry of CPU set + lock
 - LL/SC emulation code operates on the CPU set atomically
- Keep entries in a HT indexed by address of atomic access
- **Problem:** regular stores must abort conflicting LL/SC pairs!
- Solution: instrument stores to check whether the address has ever been accessed atomically
 - If so (rare), take the appropriate lock and clear the CPU set
- Optimization: *Atomics << regular stores*: filter HT accesses with a sparse bitmap



Pico-HTM: Leveraging HTM

- HTM available on recent POWER, s390 and x86_64 machines
- Wrap the emulation of code between LL/SC in a transaction
 - Conflicting regular stores dealt with thanks to the strong atomicity property*: "A regular store forces all conflicting transactions to abort."



Pico-HTM: Leveraging HTM

- HTM available on recent POWER, s390 and x86_64 machines
- Wrap the emulation of code between LL/SC in a transaction
 - Conflicting regular stores dealt with thanks to the strong atomicity property*: "A regular store forces all conflicting transactions to abort."



• Fallback: Emulate the LL/SC sequence with all other CPUs stopped

Pico-HTM: Leveraging HTM

- HTM available on recent POWER, s390 and x86_64 machines
- Wrap the emulation of code between LL/SC in a transaction
 - Conflicting regular stores dealt with thanks to the strong atomicity property*: "A regular store forces all conflicting transactions to abort."



- Fallback: Emulate the LL/SC sequence with all other CPUs stopped
- Fun fact: no emulated SC ever reports failure!

[*] Blundell, Lewis, Martin. "Subtleties of transactional memory atomicity semantics", Computer Architecture Letters, 2006

Atomic emulation perf

Pico-user, single thread, aarch64-on-x86





- Pico-CAS & HTM: no overhead (but only HTM is correct)
- Pico-ST: Virtually all overhead comes from instrumenting stores
- Pico-ST-nobm: highlights the benefits of the bitmap

Atomic emulation perf

Pico-user *atomic_add*, multi-threaded, aarch64-on-POWER

```
struct count {
    u64 val;
} __aligned(64); /* avoid false sharing */
struct count *counts;
while (!test_stop) {
    int index = rand() % n_elements;
    atomic_increment(&counts[index].val);
}
```

atomic_add microbenchmark

- All threads perform atomic increments in a loop
- No false sharing: each count resides in a separate cache line
- Contention set by the *n_elements* parameter
 - i.e. if n_elements = 1, all threads contend for the same line
- Scheduler policy: evenly scatter threads across cores

Linux boot single thread



- QHT & ck_hs resize to always achieve the best perf
 - but ck_hs does not scale w/ ~6% update rates

Memory Consistency x86-on-POWER



We applied ArMOR's [24] FSMs:

- **SYNC:** Insert a full barrier before every load or store
- **PowerA:** Separate loads with *lwsync*, pretending that POWER is multi-copy atomic

, and also leveraged

• SAO: Strong Access Ordering
Read-Copy-Update (RCU)



Credit: Paul McKenney

RCU is a way of waiting for things to finish, without tracking every one of them

Read-Copy-Update (RCU)



Credit: Paul McKenney

RCU is a way of waiting for things to finish, without tracking every one of them

Sequence Locks



Reader: Sequence number must be even, and must remain unaltered. Otherwise, retry



CLHT malloc requirement



•• the memory allocator of the values must guarantee that the same address cannot appear twice during the lifespan of an operation.

[13] T. David, R. Guerraoui, and V. Trigonakis. Asynchronized concurrency: The secret to scaling concurrent search data structures. ASPLOS, pages 631–644, 2015

Multi-copy Atomicity

iriw litmus test

cpu0	cpu1	cpu2	сриЗ	
x=1	y=1	r1=x	r3=y	
		r2=y	r4=x	

- Forbidden outcome: r1 = r3 = 1, r2 = r4 = 0
- The outcome is forbidden on x86
- It is observable on POWER unless the loads are separated by a sync instruction

[10] H.-J. Boehm and S. V. Adve. Foundations of the C++ concurrency memory model. ACM SIGPLAN Notices, volume 43, pages 68–78, 2008.

Evaluation

user-mode x86_64-on-x86_64. Baseline: Pico (i.e. QEMU v3.1.0)

- +indirect branch handling opt.
 +parallel code generation
 +floating point using the host FPU
 +instrumentation layer



FP per-op contribution

user-mode x86-on-x86



Qelt Instrumentation

• Fine-grained event subscription when guest code is translated

• e.g. subscription to memory reads in Pin vs Qelt:

static void vcpu_tb_trans(qemu_plugin_id_t id, unsigned int cpu_index, struct qemu_plugin_tb *tb)

```
size_t n = qemu_plugin_tb_n_insns(tb);
size_t i;
```

```
for (i = 0; i < n; i++) {
    struct gemu plugin insn *insn = gemu plugin tb get insn(tb, i);</pre>
```

qemu_plugin_register_vcpu_mem_cb(insn, vcpu_mem, QEMU_PLUGIN_CB_NO_REGS, QEMU_PLUGIN_MEM_R);

```
8.17
```

Instrumentation overhead

user-mode, x86_64-on-x86_64

- Typical overhead
 - Preemptive injection of instrumentation has negligible overhead



- Direct callbacks
 - Better than going via a helper (that iterates over a list) due to higher cache locality





CactusADM an anomaly: **TLB** resizing doesn't kick in often enough (we only do it on **TLB** flushes)

SoftMMU overhead



CactusADM an anomaly: **TLB** resizing doesn't kick in often enough (we only do it on TLB flushes)

SoftMMU using shadow page tables

Before: softMMU requires

many insns



Fig. 1. QEMU target memory accesses translation

after: only 2 insns thanks to

shadow page tables



Fig. 3. QEMU target memory access with our solution

Advantages:

- High performance (almost 0 overhead for MMU emulation)
- Minimal modifications to QEMU compared to other options in the literature Disadvantages:
- Requires dune*, which means QEMU must be statically compiled
- Cannot work when target address space => host address space



aarch64-on-aarch64, Nbench FP



qemu-aarch64 SPEC06fp (test set) speedup over QEMU 4c2c1015905 Host: Intel(R) Core(TM) i7-6700K CPU @ 4.00GHz error bars: 95% confidence interval





cross-ISA examples (2)



Ind. branches, RISC-V on x86, user-mode

bench before after1 after2 after3 final speedup

aes 1.12s 1.12s 1.10s 1.00s 1.12 bigint 0.78s 0.78s 0.78s 0.78s 1 dhrystone 0.96s 0.97s 0.49s 0.49s 1.9591837 miniz 1.94s 1.94s 1.88s 1.86s 1.0430108 norx 0.51s 0.51s 0.49s 0.48s 1.0625 primes 0.85s 0.85s 0.84s 0.84s 1.0119048 qsort 4.87s 4.88s 1.86s 1.86s 2.6182796 sha512 0.76s 0.77s 0.64s 0.64s 1.1875



Ind. branches, RISC-V on x86, full-system

bench before after1 after2 after3 final speedup

aes2.68s2.54s2.60s2.34s1.1452991bigint1.61s1.56s1.55s1.64s0.98170732dhrystone1.78s1.67s1.25s1.24s1.4354839miniz3.53s3.35s3.28s3.35s1.0537313norx1.13s1.09s1.07s1.06s1.0660377primes15.37s15.41s15.20s15.37s1qsort7.20s6.71s3.85s3.96s1.8181818sha5121.07s1.04s0.90s0.90s1.1888889

Applications

Ν

Ν



	Footprint		Accelerator	SCRATCHPAD	
Application	Ν	Size $(bytes)$	Area (um^2)	Area (um^2)	Size $(bytes)$
AES	5 - 1000	80 - 16K	192,792	_*	192
\mathbf{FFT}	8 - 12	2K - 32K	337,770	299,605 $(88%)$	$40 \mathrm{K}$
FFT-2D	4 - 10	2K - 8M	$146,\!199$	98,273~(67%)	16K
Sort	8 - 128	32K - 524K	$302,\!672$	210,636 (69%)	25K
Debayer	16 - 1024	512 - $2\mathrm{M}$	207,206	196,522 (94%)	32K
Lucas Kanade	32 - 512	8K - 2M	588,001	538,775 (91%)	$41 \mathrm{K}$
Change Detection	32 - 512	71K - 18M	189,826	134,954 (71%)	16K

- Seven high-throughput applications from the PERFECT Benchmark Suite[*]
- Used High-Level Synthesis for productivity



 core0's L1 misses on a read from 0xf00, mapped to the L2's *logical bank1*



 core0's L1 misses on a read from 0xf00, mapped to the L2's *logical bank1*

 L2 bank1's tag array tracks block 0xf00 at acc2; sends request to acc2



- core0's L1 misses on a read from 0xf00, mapped to the L2's *logical bank1*
- 2. L2 bank1's tag array tracks block 0xf00 at acc2; sends request to acc2
- 3. acc2 returns the block to bank1



- core0's L1 misses on a read from 0xf00, mapped to the L2's *logical bank1*
- L2 bank1's tag array tracks block 0xf00 at acc2; sends request to acc2
- 3. acc2 returns the block to bank1
- 4. bank1 sends the block to core0



- core0's L1 misses on a read from 0xf00, mapped to the L2's *logical bank1*
- L2 bank1's tag array tracks block 0xf00 at acc2; sends request to acc2
- 3. acc2 returns the block to bank1
- 4. bank1 sends the block to core0



- Additional latency for hits to blocks stored in accelerators
- Return via the host bank guarantees the host bank is the only coherence synchronization point
 - No changes to coherence protocol needed

ROCA Host Bank



- Enlarged tag array for accelerator blocks
 - Ensures modifications to accelerators are simple

4-way example: 2 local, 2 remote ways

ROCA Host Bank



4-way example: 2 local, 2 remote ways

- Enlarged tag array for accelerator blocks
 - Ensures modifications to accelerators are simple

- Leverages Selective Cache Ways

 [*] to adapt to accelerators'
 intermittent availability
 - Dirty blocks are flushed to DRAM upon accelerator reclamation

[*] David H. Albonesi, "Selective Cache Ways: On-Demand Cache Resource Allocation", ISCA'99

Logical Bank Way Allocation



- Increasing associativity helps minimize waste due to uneven memory sizing across accelerators (Ex. 2 & 3)
- Power-of-two number of sets not required (Ex. 4), but
 - complicates set assignment logic [*]
 - requires full-length tags: modulo is not bit selection anymore

[*] André Seznec, "Bank-interleaved cache or memory indexing does not require Euclidean division", IWDDD'15 8.27

Coalescing PLMs



- **PLM manager** exports same-size dual-ported SRAM banks as multi-ported memories using MUXes
- ROCA requires an additional NoC-flit-wide port, e.g. 128b



- SRAMs are accessed in parallel to match the NoC flit bandwidth
 - Bank offsets can be computed cheaply with a LUT + simple logic
 - Discarding small banks and SRAM bits a useful option

ROCA: Area Overhead

- Host bank's enlarged tag array
 - 5-10% of the area of the data it tags (2b+tag per block)
- Tag storage for **standalone directory** if it wasn't there already
 - Inclusive LLC would require prohibitive numbers of recalls
 - Typical overhead: 2.5% of LLC area when LLC = 8x priv
- Additional logic: way selection, PLM coalescing logic
 - Negligible compared to tag-related storage



- Sensitivity studies sweeping accelerator activity over
 - space (which accelerators are reclaimed)
 - time (how frequently they are reclaimed)
- Key result: Accelerators with idle windows >10ms are prime candidates for ROCA
 - perf/eff. within 10/20% of that with 0% activity