# High Level Synthesis from the

# Synchronous Language Esterel 1068.00

Raising the level of abstraction above RTL Prof. Stephen A. Edwards Students: Cristian Soviani, Jia Zeng (2007?) Mike Kishinevsky, Intel (somebody from TI? Motorola?) We intend to make Esterel a viable hardware description language for control-dominated systems by developing a compiler that produces optimized circuits from it.



# Why Consider Esterel for Hardware?

- Semantics more abstract than RTL
   More succinct: easier to write faster
- High-level semantics enable optimizations
   State assignment a hierarchical problem
- Semantics enable efficient simulation
   No event queue
   Closer to an imperative program
- Esterel's semantics are deterministic
   Simulation-synthesis mismatches eliminated

# **Applications of Esterel**

Systems with complex (non-pipelined) control-behavior:

- DMA controllers
- Cache controllers
- Communication protocols

(Not processors)

### Verilog More Verbose Than Esterel

loop

end;

end

pause

case (cur\_state) // synopsys parallel\_case IDLE: begin if (pcsu\_powerdown & !jmp\_e & !valid\_diag\_window) begin next\_state = STANDBY\_PWR\_DN; end else if (valid\_diag\_window | ibuf\_full | jmp\_e) begin next\_state = cur\_state; end else if(icu\_miss&!cacheable) begin next\_state = NC\_REQ\_STATE ; end else if (icu\_miss&cacheable) begin next\_state = REQ\_STATE; end else next\_state = cur\_state ; end NC\_REQ\_STATE: begin if(normal\_ack| error\_ack) begin next\_state = IDLE ; end else next\_state = cur\_state ; end REQ\_STATE: begin if (normal\_ack) begin
next\_state = FILL\_2ND\_WD; end else if (error\_ack) begin next\_state = IDLE ; end else next\_state = cur\_state ; end FILL\_2ND\_WD: begin if(normal\_ack) begin next\_state = REQ\_STATE2; end else if (error\_ack) begin
next\_state = IDLE ; end else next\_state = cur\_state ; end REQ\_STATE2: begin if(normal\_ack) begin next\_state = FILL\_4TH\_WD; end else if (error\_ack) begin next\_state = IDLE ; end else next\_state = cur\_state ; end FILL\_4TH\_WD: begin if(normal\_ack | error\_ack) begin next\_state = iDLE; end else next\_state = cur\_state ; end STANDBY PWR DN: begin if(!pcsu\_powerdown | jmp\_e ) begin next\_state = IDLE; end else next\_state = STANDBY\_PWR\_DN; end default: next\_state = 7'bx; endcase

await case [icu miss and not cacheable] do await [normal\_ack or error\_ack] end case [icu miss and cacheablel do abort await 4 normal ack; when error ack end case [pcsu powerdown and not jmp e and not valid diag window] do await [pcsu\_powerdown and not jmp e] end

# Why is Esterel More Succinct?

```
Verilog:
```

```
REQ STATE2: begin
   if(normal_ack) begin
     next_state = FILL_4TH_WD; when error_ack
   end
   else if (error_ack) begin
     next_state = IDLE ;
   end
   else next_state = cur_state;
end
```

#### **Esterel**:

abort await normal ack

- Esterel provides cross-clock control-flow
- State machine logic represented implicitly
- Higher-level constructs like await

# **An Overview of Esterel**

Synchronous model of time: implicit global clock Communication through wire-like signals Two flavors of statement: Combinational **Sequential** Execute in one cycle Take multiple cycles emit pause await present / if sustain loop







### An Example

```
loop
  await A;
  emit B;
  present C then
    emit D end;
  pause
end
  —— Run Concurrently
loop
  present B then
    emit C end;
  pause
end
```

#### An Example

every R do 🗸 loop Restart on R await A; emit B; present C then emit D end; pause end loop present B then emit C end; pause end end





#### An Example

every R do loop await A; emit B; present C then emit D end; pause end loop present B then emit C end; pause end end

Good for hierarchical FSMs Bad at manipulating data Esterel V7 variant proposed to address this

### **Basic Circuit Generation**

loop emit A; await C; emit B; pause end





### **Basic Circuit Generation**

Berry's technique [1992] works, but is fairly inefficient:

- Many combinational redundancies. E.g., present A then emit B end; present C then emit D end produces two redundant OR gates
- Many sequential redundancies
   One flop per pause can be very wasteful
   Touati, Toma, Sentovich, and Berry
   [1993–1997] proposed techniques to
   eliminate many, but requires reachable state
   space and only works on circuit.



# **Generating Fast Circuits**

Esterel's semantics match hardware. Translation is straightforward.

Nice feature: state space is well-defined and hierarchical (e.g., due to abort and concurrency).

Enables a hierarchical state assignment/synthesis procedure.

### **A State Assignment Example**

```
abort
    await A; await B
    await C
when D;
emit E;
pause;
  await F
  await G
```

#### **Hierarchical States**



### **Five Simple FSMs**



### **Five Simple FSMs**



- How should each state machine be encoded?
- Should state be shared between the AB/F and C/G machines?



# **Choosing an Encoding**



- How should  $s_1, \ldots, s_4$  be encoded?
- Should  $s_2$  or  $s_3$  be shared with  $s_4$  or  $s_5$ ?

# **Choosing a Good Encoding**

Goal: The smallest circuit meeting a timing constraint

- 1. Start with large, fast circuit (one-hot, no sharing)
- 2. Estimate the slack at each state decision point by estimating how much the delay could be increased at that point while still meeting the timing requirement
- 3. Share states at the lowest decision point with largest slack or reencode the widest-fanout decision point with sufficient slack
- 4. Repeat steps 2–3 until no further gain

#### Results

	SIS									Xilinx					
Example	Literals V5 CEC hand			Latches V5 CEC hand			Levels V5 CEC hand			Slices V5 CEC hand			Period (ns) V5 CEC hand		
Figure 1a	23	15	15	6(0)	5	5	4	3	3	7	4	4	4.7	4.6	4.4
dacexample	41	23	22	7 (0)	5	5	5	3	3	10	5	5	6.2	6.0	5.5
jacky1	39	22	20	5 (0)	4	4	4	3	3	6	5	4	5.4	6.1	5.0
runner	218	145	144	30 (24)	20	20	11	10	10	56	36	35	10.6	8.4	8.1
greycounter	240	173	142	34 (6)	18	15	11	13	9	40	34	17	12.4	13.4	8.9
scheduler	519	380		74 (52)	55		8	8		80	66		11.3	8.9	
servos	407	287		60 (16)	47		10	10		105	66		16.7	13.4	
abcd	167	165		17 (0)	13		7	8		43	43		12.8	12.5	
tcint	508	414		95 (14)	60		17	9		115	81		10.8	10.9	

20% smaller, run at comparable speeds. *Not the final word.* 



## Last Year's Accomplishments

- CEC hardware backend released
- DATE paper on hardware backend (rejected)
- CEC software backend released
- SLAP 2004 paper on software backend
- New software backend created (not released)
- LCTES paper on new software backend (submitted)
- DAC 2003 paper on attacking cyclic circuits

#### **Next Year's Goals**

- Release of second software backend
- Release of VHDL backend
- Automated state assignment algorithm
- Publication on Esterel state assignment
- Verification?
- Software synthesis with timing constraints?

#### **Publications 1**

Stephen A. Edwards, Vimal Kapadia, and Michael Halas. Compiling Esterel into Static Discrete-Event Code. In *Proceedings of Synchronous Languages, Applications, and Programming (SLAP 2004)*. Barcelona, Spain, March 28, 2004.

Stephen A. Edwards.

Making Cyclic Circuits Acyclic.

In *Proceedings of the 40th Design Automation Conference (DAC 2003).* Anaheim, California, June 2-6, 2003. pp. 159-162.

Stephen A. Edwards.

Compiling Concurrent Languages for Sequential Processors. ACM Transactions on Design Automation of Electronic Systems (TODAES) 8(2):141-187, April 2003.

#### **Publications 2**

Albert Benveniste, Paul Caspi, Stephen A. Edwards, Nicolas Halbwachs, Paul Le Guernic, and Robert de Simone. The Synchronous Languages 12 Years Later. *Proceedings of the IEEE* 91(1):64-83, January 2003.

Stephen A. Edwards.

High-level Synthesis from the Synchronous Language Esterel. In *Proceedings of the International Workshop of Logic and Synthesis (IWLS).* New Orleans, Louisiana, June, 2002.

Stephen A. Edwards.

ESUIF: An Open Esterel Compiler.

In *Proceedings of Synchronous Languages, Applications, and Programming (SLAP).* Grenoble, France, April 13, 2002.