

HIGH-LEVEL SYNTHESIS FROM THE SYNCHRONOUS LANGUAGE ESTEREL

Stephen A. Edwards Columbia University, New York


sedwards@cs.columbia.edu http://www.cs.columbia.edu/~sedwards

I. Circuit Synthesis from the Program Dependence Graph






Concurrent Control-Flow Graph





Program Dependence Graph



Generated Control Circuit

II. High-Level State Assignment







State Tree taken directly from the source


















III. Don't-Care Extraction from Control-flow Information













B and C are mutually exclusive: Logic can be simplified





entry implies B or C: Logic simplified further

