Reconciling Repeatable Timing with Pipelining and Memory Hierarchy

> Stephen A. Edwards, Sungjun Kim (Columbia), Edward A. Lee (UC Berkeley), Hiren D. Patel (<del>UC Berkeley</del> Waterloo), and Martin Schoeberl (TU Vienna)

> > October 15, 2009

▲□▶▲□▶▲□▶▲□▶ □ のQで

#### **Timing Matters**



#### 1963 Chrysler Turbine Ghia Ran on any fuel: gas, diesel, scotch, Chanel #5, tequila



MAIN COMPONENTS OF THE TWIN-REGENERATOR GAS TURBINE: (A) accessory drive. (B) compression; (C) right regenerator retor; (D) variable nozzle unit; (E) power turbine; (F) reduction gazr; (G) left regenerator rotor; (H) gas generator rubine; (I) burner; (I) fut nozzle; (K) ignirite, (L) starter-generator; (M) regenerator drive shaft; (N) ignition unit.

3

## The Disadvantage of Turbine Cars: Acceleration



#### When can be just as important as what

#### Processor Design 101



Hennessey and Patterson, Computer Architecture: A Quantitative Approach, 2007.

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへぐ

# Pipeline It!



Hennessey and Patterson, Computer Architecture: A Quantitative Approach, 2007.

## Great Except for Hazards



Data Hazard (Memory read/ALU result)

Hennessey and Patterson, Computer Architecture: A Quantitative Approach, 2007.

#### Forwarding Can Reduce the Need to Stall...



Hennessey and Patterson, Computer Architecture: A Quantitative Approach, 2007.

#### ...But It Does Not Solve Everything ...

```
LD R1, 45(r2)
DADD R5, R1, R7
BE R5, R3, R0
ST R5, 48(R2)
```

FDEMWFDEMWFDEMWFDEMW Unpipelined DEMW The Dream FDEMW FDEMW FDEMW F Memory Hazard The Reality EM Data Hazard FD EIMW Branch Hazard

・ロト・西ト・ヨト・ヨト・ ヨー うらつ

#### ...And It Makes Pipelines Complex



Motorola Coldfire pipeline from Ferdinand et al., Reliable and precise WCET determination for a real-life processor, EMSOFT 2001

▲□▶▲□▶▲□▶▲□▶ □ のQ@

# **Our Solution: Thread-Interleaved Pipelines**





An old idea from the 1960s



But what about memory?



▲□▶ ▲□▶ ▲三▶ ★三▶ 三三 のへで

#### Memory Hierarchy is an Old Idea

Ideally one would desire an indefinitely large memory capacity such that any particular ... word ... would be immediately available. We ... recognize the possibility of constructing a hierarchy of memories, each of which has greater capacity than the preceding but which is less quickly accessible.

 Arthur W. Burks, Hermann H. Goldstine, and John von Neumann, Preliminary Discussion of the Logical Design of an Electronic Computing Instrument, 1946

#### Memory System Design 101



Hennessey and Patterson, Computer Architecture: A Quantitative Approach, 2007.

▲□▶▲□▶▲□▶▲□▶ ▲□▶ □ つくぐ





Precharge

Access

Set bit lines to  $V_{cc}/2$ 

Select a row; perturb bit lines

V<sub>cc</sub> V<sub>cc</sub>/2





 $V_{cc}$  $V_{cc}/2$ 0

- **Precharge** Set bit lines to *V<sub>cc</sub>*/2
- Access

Select a row; perturb bit lines

▲□▶ ▲□▶ ▲三▶ ★三▶ 三三 のへで

#### Sense

Enable sense amplifier Drive bit lines to rails



 $V_{cc}$  $V_{cc}/2$ 0

- **Precharge** Set bit lines to *V<sub>cc</sub>*/2
- Access

Select a row; perturb bit lines

Sense

Enable sense amplifier Drive bit lines to rails

Restore

Disable sense amplifier

▲□▶ ▲□▶ ▲三▶ ★三▶ 三三 のへで



 $V_{cc}$  $V_{cc}/2$ 

- **Precharge** Set bit lines to *V<sub>cc</sub>*/2
- Access

Select a row; perturb bit lines

Sense

Enable sense amplifier Drive bit lines to rails

Restore

Disable sense amplifier

# A S R P A S R P A S R P

▲□▶ ▲□▶ ▲三▶ ★三▶ 三三 のへで

#### Modern DRAMs Have Banks



## **Banks Enable Pipelining**





#### B1: A S R P A S R P A S R P B2: Δ S Ρ C D R B3: Δ S SRP SI R Δ D B4: ASRPASRP ASRP

Not to scale!

ъ

## Our Solution: Pipeline-Synchronized Memory





per



• Tune processor



frequency to memory

(日)

ъ

#### **Pipeline-Synchronized Memory**

- T1: FDEM FDEM
- B1: A A S S R R P P A A S S R R P P
- T2: FDEM FDEM
- B2: A A S S R R P P A A S S R R P P
- T3: FDEM FDEM
- B3: A A S S R R P P A A S S R R P P
- T4: FDEM FDEM
- B3: A A S S R R P P A A S S R R P P

## **Pipeline-Synchronized Refinements**





۲

۲

Use round-robin scheduling for sharing banks



Add ranks and DIMMs for more parallelism

・ コ ト ・ 雪 ト ・ ヨ ト ・ ヨ ト



Get easier-to-pipeline memory

## Conclusions

- PRET goal: predictable, temporally isolated threads
- Thread-interleaved pipelines avoid hazards
- Pipelined DRAMs allow elegant sharing of resources

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

- Pipeline-synchronized memory hierachy
- Working on an FPGA prototype