Precision-Timed (PRET) Machines

Stephen A. Edwards

Department of Computer Science, Columbia University

www.cs.columbia.edu/~sedwards

sedwards@cs.columbia.edu

with Edward A. Lee (Berkeley)

A Major Historical Event

In 1980, Patterson and Ditzel did not invent reduced instruction set computers (RISC machines).

D. A. Patterson and D. R. Ditzel, "The case for the reduced instruction set computer," ACM SIGARCH Computer Architecture News, 8(6):25-33, Oct. 1980.

Another Major Historical Event


In 2006, Lee and Edwards did not invent reduced precision-timed computers (PRET machines).

S. Edwards and E. A. Lee, "The Case for the Precision Timed (PRET) Machine," EECS Department, University of California, Berkeley, Technical Report No. UCB/EECS-2006-149, November 17, 2006.

http://www.eecs.berkeley.edu/Pubs/TechRpts/2006/EECS-2006-149.html

The World as We Know It

We do not consider how fast a processor runs when we evaluate whether it is "correct."



Salvador Dali, *The Persistence of Memory*, 1931. (detail)

This is Sometimes Useful For

- Programming languages
- Virtual memory
- Caches
- Dynamic dispatch
- Speculative execution
- Power management (voltage scaling)
- Memory management (garbage collection)
- Just-in-time (JIT) compilation
- Multitasking (threads and processes)
- Component technologies (OO design)
- Networking (TCP)

But Time Sometimes Matters



Kevin Harvick winning the Daytona 500 by 20 ms, February 2007.

Certification

- Is rather expensive
- Software is *not* certified
- Entire system is certified
- Slight change, e.g., in the microprocessor, requires recertification
- Solution: stockpile parts;
 trust nobody




Worst-Case Execution Time

Virtually impossible to compute on modern processors.

Feature	Nearby	Distant	Memory
	instructions	instructions	layout
Pipelines			
Branch Prediction			
Caches			

WCET on a Motorola ColdFire

- Two coupled pipelines (7-stage)
- Shared instruction/data cache
- Artificial example supplied by Airbus
- Twelve independent tasks
- Simple control structures
- Cache/Pipeline interaction lead to large integer linear programming problem



C. Ferdinand et al., "Reliable and precise WCET determination for a real-life processor," EMSOFT 2001.

The Problem

Digital hardware provides extremely precise timing



and architectural complexity discards it.

Our Solution: P⁴

Predictable Performance, the Precision Panacea

Current	Alternative
Caches	Scratchpads
Pipelines	Thread-interleaved pipelines
Function-only ISAs	ISAs with timing
Functional languages	Languages with timing
Data Races	Deterministic concurrency
Best-effort communication	Fixed-latency communication

Basic Idea

Q: How do you make software run at a precise speed?



Basic Idea

Q: How do you make software run at a precise speed?

A: Give it access to a clock.



One Usual Way: Timers

Period timer interrupt triggers scheduler

Large period reduces overhead

Linux uses a 10 ms clock

Result: OS provides 10 ms resolution at best

Higher precision requires more overhead

10 ms 20 ms 30 ms 40 ms 50 ms 60 ms

Or NOPs/cycle counting

Code from Linux arch/i386/kernel/timers/timer_none.c

delay_none:

0: push %ebp
1: mov %esp,%ebp
3: sub \$0x4,%esp
6: mov 0x8(%ebp),%eax

9: jmp 10

10: jmp 20

20: dec %eax

21: jns 20

23: mov %eax, -4(%ebp)

26: leave

27: ret

Tricky

Clock speed + cache behavior + branch behavior + ?

This example worries about cache alignment

Very much an assembly-language trick

1000s of lines of code in Linux

needed for busy wait

Related Work: Giotto


Giotto [Henzinger, Horowitz, Kirsch, Proc. IEEE 2003]

The RTOS style: specify a collection of tasks and modes. Compiler produces schedule (task priorities).

Precision limited by periodic timer interrupt.

```
mode forward() period 200 {
   actfreq 1 do leftJet(leftMotor);
   actfreq 1 do rightJet(rightMotor);
   exitfreq 1 do point(goPoint);
   exitfreq 1 do idle(goIdle);
   exitfreq 1 do rotate(goRotate);
   taskfreq 2 do errorTask(getPos);
   taskfreq 1 do forwardTask(getErr);
}
```

Related Work: STI



Related Work: VISA

VISA [Meuller et al., ISCA 2003]

Run two processors:

- Slow and predictable
- Fast and unpredictable

Start tasks on both.

If fast completes first, use extra time.

If fast misses a checkpoint, switch over to slow.

A First Attempt

MIPS-like processor with 16-bit data path as proof of concept

One additional "deadline" instruction:

dead timer, timeout

Wait until timer expires, then immediately reload it with timeout.

Programmer's Model

General-purpose

Registers

15	0
\$0 (= 0)	
\$1	
\$2	
:	
\$13	
\$14	
\$15	

Timers



Program counter



Instructions

add	Rd, Rs, Rt	or	Rd, Rs, Rt
addi	Rd, Rs, imm16	ori	Rd, Rs, imm16
and	Rd, Rs, Rt	sb	Rd, (Rt + Rs)
andi	Rd, Rs, imm16	sbi	Rd, ($Rs + offset$)
be	Rd, Rs, offset	sll	Rd, Rs, Rt
bne	Rd, Rs, offset	slli	Rd, Rs, imm16
j	target	srl	Rd, Rs, Rt
lb	Rd, (Rt + Rs)	srli	Rd, Rs, imm16
lbi	Rd, ($Rs + offset$)	sub	Rd, Rs, Rt
mov	Rd, Rs	subi	Rd, Rs, imm16
movi	Rd, imm16	dead	T, Rs
nand	Rd, Rs, Rt	deadi	T, imm16
nandi	Rd, Rs, imm16	xnor	Rd, Rs, Rt
nop		xnori	Rd, Rs, imm16
nor	Rd, Rs, Rt	xor	Rd, Rs, Rt
nori	Rd, Rs, imm16	xori	Rd, Rs, imm16

Behavior of Dead

		cycle	instruction \$t0
deadi \$t0, 8 add \$r1, \$r2, \$r3 deadi \$t0, 10 add \$r1, \$r2, \$r3		-4	deadi \$t0, 8 3
		-3	" 2
	-2	" 1	
		-1	" 0
	O	add \$r1, \$r2, \$r3 (7)	
	2	1	deadi \$t0, (10) 6
	φ11, φ12, φ13 2 "	5	
		:	: 8 cycles
		7	" \0
		8	add \$r1, \$r2, \$r3 (9)

Idioms: Straightline Code

deadi \$t0, 42

First block will take deadi \$t0, 58

Second block: at deadi \$t0, 100

least 58 cycles.

Idioms: Loops

```
L1:

deadi $t0, 42 	Put a deadline in a loop:


Each iteration will take at least bne $r1, $r2, L1 42 cycles.
```

Case Study: Video

 80×30 text-mode display

25 MHz pixel clock

Pixel shift register in hardware; everything else in software



Case Study: Video

```
Two nested loops:
                       ; reset line address
        $2, 0
 movi
row:
        $7, 0
                       ; reset line in char
 movi

    Active line

line:
 deadi $t1, 96
                       ; h. sync period
                                                   Character
        $14, HS+HB
 movi
        $3, $7, FONT
                       ; font base address
 ori
 deadi $t1, 48
                       ; back porch period
                                             Two timers:
 movi
        $14, HB
 deadi $t1, 640
                       ; active video period
                                                • $t1 for line timing
                       ; column number
        $1, 0
 mov
char:
 lb
        $5, ($2+$1)
                       : load character
                                                $t0 for character output
 shli
                       ; *16 = lines/char
        $5, $5, 4
 deadi $t0, 8
                       ; wait for next character
                                            78 lines of assembly
                       ; fetch and emit pixels
 1b
        $14, ($5+$3)
 addi
        $1, $1, 1
                       ; next column
                                             Replaces 450 lines of VHDL
 bne
        $1, $11, char
 deadi
                       ; front porch period
        $t1, 16
                                             (1/5th)
 movi
        $14, HB
 addi
        $7, $7, 1
                       ; next row in char
                       ; repeat until bottom
        $7, $13, line
 bne
        $2, $2, 80
                       ; next line
 addi
```

; until at end

\$2, \$12, row

bne

Case Study: Serial Receiver

```
Sampling rate under software
 movi $3, 0x0400
                   ; final bit mask (10 bits)
                   ; half bit time for 9600 baud control
 movi $5, 651
 shli $6, $5, 1
                   ; calculate full bit time
wait for start:
                                            Standard algorithm:
 bne $15, $0, wait_for_start
got start:
 wait $t1, $5
                   ; sample at center of bit
                                               1. Find falling edge of start bit
 movi $14, 0
                   ; clear received byte
                   ; received bit mask
 movi $2, 1
 movi $4, 0
                   ; clear parity
                                              2. Wait half a bit time
 dead $t1, $6
                   ; skip start bit
receive bit:
                   ; wait until center of next bit 3. Sample
 dead $t1, $6
 mov $1, $15
               ; sample
 xor $4, $4, $1 ; update parity
                                              4. Wait full bit time
                ; mask the received bit
 and $1, $1, $2
 or $14, $14, $1; accumulate result
 shli $2, $2, 1
                   ; advance to next bit
                                              5. Repeat 3. and 4.
 bne $2, $3, receive bit
check parity:
 be $4, $0, detect baud rate
 andi $14, $14, 0xff; discard parity and stop bits
```

Implementation

Synthesized on a Xilinx Spartan-3 FPGA

Coded in VHDL

Runs at 25 MHz

Unpipelined

Uses on-chip memory



Conclusions

- Embedded applications need timing control
- For high precision, we need hardware and software support
- Predictable Performance should be our mantra
- A first cut: Prototype MIPS-like processor runs at 25 MHz
- Dead instruction waits for timeout, then reloads synchronously
- Text-mode video display 1/5 the size of VHDL
- Serial controller even more simple