A Processor Extension for Cycle-Accurate Real-Time Software

> Nicholas Jun Hao Ip and Stephen A. Edwards Columbia University New York, New York, USA

> > A Processor Extension for Cycle-Accurate Real-Time Software – p. 1/19

Basic Idea

Q: How do you make software run at a precise speed?



Basic Idea

Q: How do you make software run at a precise speed?

A: Give it access to a clock.



A Processor Extension for Cycle-Accurate Real-Time Software – p. 2/19

One Usual Way: Timers

Period timer interrupt triggers scheduler

Large period reduces overhead

Linux uses a 10 ms clock

Result: OS provides 10 ms resolution at best

Higher precision requires more overhead



Or NOPs/cycle counting

Code from Linux arch/i386/kernel/timers/timer_none.c

delay_none:

0:	push	%ebp	Tricky
1:	mov	%esp,%ebp	
3:	sub	\$0x4,%esp	Clock speed + cache behavior + branch behavior + ?
6:	mov	0x8(%ebp),%eax	
9:	jmp	10	
10:	jmp	20	This example worries about cache alignment
20:	dec	%eax	Very much an
21:	jns	20	assembly-language trick
23: 26: 27:	mov leave ret	%eax,-4(%ebp)	1000s of lines of code in Linux needed for busy wait

Related Work: Giotto

Giotto [Henzinger, Horowitz, Kirsch, Proc. IEEE 2003]

The RTOS style: specify a collection of tasks and modes. Compiler produces schedule (task priorities).

Precision limited by periodic timer interrupt.

```
mode forward() period 200 {
actfreq 1 do leftJet(leftMotor);
actfreq 1 do rightJet(rightMotor);
exitfreq 1 do point(goPoint);
exitfreq 1 do idle(goIdle);
exitfreq 1 do rotate(goRotate);
taskfreq 2 do errorTask(getPos);
taskfreq 1 do forwardTask(getErr);
```

}

Related Work: STI



Software Thread Integration [Dean, RTSS 1998]

Insert code for a non-real-time thread into a real-time thread.

Pad the rest with NOPs

Often creates code explosion

Requires predictable processor

Related Work: VISA

VISA [Meuller et al., ISCA 2003]

Run two processors:

- Slow and predictable
- Fast and unpredictable

Start tasks on both.

If fast completes first, use extra time.

If fast misses a checkpoint, switch over to slow.

Our Solution/Processor

MIPS-like processor with 16-bit data path as proof of concept

One additional "deadline" instruction:

dead timer, timeout

Wait until *timer* expires, then immediately reload it with *timeout*.

Programmer's Model

General-purpose

Registers

15		0
	\$0 (= 0)	
	\$1	
	\$2	
	• •	
	\$13	
	\$14	
	\$15	

Timers



Program counter

A Processor Extension for Cycle-Accurate Real-Time Software – p. 9/19

Instructions

add	Rd, Rs, Rt	
addi	Rd, Rs, imm16	
and	Rd, Rs, Rt	
andi	Rd, Rs, imm16	
be	Rd, Rs, offset	
bne	Rd, Rs, offset	
j	target	
lb	Rd, ($Rt + Rs$)	
lbi	Rd, (Rs $+$ offset)	
mov	Rd, Rs	
movi	Rd, imm16	(
nand	Rd, Rs, Rt	(
nandi	Rd, Rs, imm16	
nop		
nor	Rd, Rs, Rt	
nori	Rd, Rs, imm16	

r	Rd, Rs, Rt
ri	Rd, Rs, imm16
b	Rd, $(Rt + Rs)$
bi	Rd, $(Rs + offset$
11	Rd, Rs, Rt
lli	Rd, Rs, imm16
rl	Rd, Rs, Rt
rli	Rd, Rs, imm16
ub	Rd, Rs, Rt
ubi	Rd, Rs, imm16
ead	T, Rs
eadi	T, imm16
nor	Rd, Rs, Rt
nori	Rd, Rs, imm16
or	Rd, Rs, Rt
ori	Rd, Rs, imm16
or	Rd, Rs, Rt

Behavior of Dead



Idioms: Straightline Code

deadı	\$t0, 42	
∶ ← deadi	\$t0, 58	First block will take at least 42 cycles.
: ← deadi	\$t0, 100	— Second block: at least 58 cycles.

Processor Extension for Cycle-Accurate Real-Time Software – p. 12/19

Idioms: Loops



Processor Extension for Cycle-Accurate Real-Time Software – p. 13/19

Case Study: Video

 80×30 text-mode display

25 MHz pixel clock

Pixel shift register in hardware; everything else in software



Case Study: Video

\$2, 0 movi row: \$7,0 movi line: deadi \$t1,96 \$14, HS+HB movi \$3, \$7, FONT ori deadi \$t1, 48 movi \$14. HB deadi \$t1, 640 \$1,0 mov char: lb \$5, (\$2+\$1) shli \$5, \$5, 4 deadi \$t0, 8 lb \$14, (\$5+\$3) addi \$1, \$1, 1bne \$1, \$11, char deadi \$t1, 16 movi \$14, HB addi \$7, \$7, 1 \$7, \$13, line bne \$2, \$2, 80 addi \$2, \$12, row bne

- ; reset line address
- ; reset line in char
- ; h. sync period
- ; font base address
- ; back porch period
- ; active video period
- ; column number
- ; load character ; *16 = lines/char
- ; wait for next character
- ; fetch and emit pixels
- ; next column
- ; front porch period
- ; next row in char
- ; repeat until bottom
 - ; next line
- ; until at end

- Two nested loops:
 - Active line
 - Character

Two timers:

- \$t1 for line timing
- \$t0 for character output

78 lines of assembly

Replaces 450 lines of VHDL (1/5th)

Case Study: Serial Receiver

movi \$3, 0x0400 movi \$5, 651 shli \$6, \$5, 1	; final bit mask (10 bits) ; half bit time for 9600 baud ; calculate full bit time	Sam cont	pling rate under software rol
wait_for_start: bne \$15, \$0, wait_	_for_start	Star	dard algorithm:
got_start:			
wait \$t1, \$5	; sample at center of bit	1.	Find falling edge of start bit
movi \$14, 0	; clear received byte		8 8
movi \$2, 1	; received bit mask		
movi \$4, 0	; clear parity	2.	Wait half a bit time
dead \$t1, \$6	; skip start bit		
receive_bit:		-	
dead \$t1, \$6	; wait until center of next bit	3.	Sample
mov \$1, \$15	; sample		*
xor \$4, \$4, \$1	; update parity		
and \$1, \$1, \$2	; mask the received bit	4.	Wait full bit time
or \$14, \$14, \$1	; accumulate result		
shli \$2, \$2, 1	; advance to next bit		
bne \$2, \$3, receive	e_bit	5.	Repeat 3. and 4.
check_parity:			
be \$4, \$0, detect	_baud_rate		
andi \$14, \$14, 0xff	; discard parity and stop bits		

Implementation

Synthesized on a Xilinx Spartan-3 FPGA

Coded in VHDL

Runs at 25 MHz

Unpipelined

Uses on-chip memory



Processor Extension for Cycle-Accurate Real-Time Software – p. 17/19

Conclusions

- Instruction-level access to timers enable precise real-time control
- *Dead* instruction waits for timeout, then reloads synchronously
- Prototype MIPS-like processor runs at 25 MHz
- Text-mode video display 1/5 the size of VHDL
- Serial controller similarly simple

Future Work

- Implementing extension on an H8-compatible processor
- GCC development chain
- Direct access to *dead* instruction in C