# SHIM: A Deterministic Model for Heterogeneous Embedded Systems

Stephen A. Edwards and Olivier Tardieu Department of Computer Science, Columbia University www.cs.columbia.edu/~sedwards {sedwards,tardieu}@cs.columbia.edu

#### Definition

#### **shim** ∖'shim∖ *n*

1 : a thin often tapered piece of material (as wood, metal, or stone) used to fill in space between things (as for support, leveling, or adjustment of fit).

2 : *Software/Hardware Integration Medium*, a model for describing hardware/software systems





SHIM is an effective model of computation for embedded hardware/software systems

Formal semantics guarantee determinism & boundedness

Easy to synthesize into hardware and software

Applicable to large, important class of systems, but not all

Embedded systems should be designed on the SHIM model of computation

# Robby Roto (Bally/Midway, 1981)



#### **Robby Roto Block Diagram**



#### **HW/SW Interaction**



# **SHIM Wishlist**



- Mixes synchronous and asynchronous styles
   Need multi-rate for hardware/software systems
- Delay-insensitive (Deterministic)
   Want simulated behavior to reflect reality
   Verify functionality and performance separately
- Only requires bounded resources
   Hardware resources fundamentally bounded
- Formal semantics

Do not want arguments about what something means

### **The SHIM Model**



Sequential processes

Unbuffered point-to-point communication channels exchange data tokens

Fixed topology

Asynchronous

Synchronous communication events

Delay-insensitive: sequence of data through any channel independent of scheduling policy (the Kahn principle)

"Kahn networks with rendezvous communication"

### **SHIM vs. Other Models**

SHIM CSP Kahn SDF Haste Sync Petri Deterministic Blocking Communication Bounded Buffers  $\sqrt{\sqrt{}}$ Multi-Rate Data-Dependent Rates Easy-To-Schedule  $\sqrt{\sqrt{}}$ **Static Scheduling** 

# **Modeling in SHIM**

To model Buffers Interrupts Synchrony Synchronous dataflow Sensors Arbiters

introduce Buffer processes Polling and periodic communication **Clock signals** Buffers Source processes A deterministic algorithm

### **Modeling Time in SHIM**

SHIM is timing-independent

Philosophy: separate functional requirements from performance requirements

Like synchronous digital logic: establish correct function independent of timing, then check and correct performance errors

Vision: clock processes impose execution rates, checked through static timing analysis

# **The Syntax of Tiny-SHIM**

#### **Expressions**

#### **Statements**

(blocking write)

e ::=	L	(literal)	s ::=	V = e	(assignment)
	V	(variable)		if ( $e$ ) $s$ else $s$	(conditional)
	op e	(unary op)		while ( $e$ ) $s$	(loop)
	е <b>ор</b> е	(binary op)		<i>s</i> ; <i>s</i>	(sequencing)
	<b>(</b> e <b>)</b>	(paren)		{ <b>s</b> }	(grouping)
				read( $C,V$ )	(blocking read

write( C, e )

# **Example Processes**

Local variables: d, e
d = 0;
while (1) {
e = d;
while (e > 0) {
<pre>write(c, 1);</pre>
<pre>write(c, e);</pre>
e = e - 1;
}
<pre>write(c, 0);</pre>
d = d + 1;
}

Local variables: a, b, r, v

	a = 0;
	b = 0;
	while (1) {
	r = 1;
	while (r) {
	<pre>read(c, r);</pre>
>	if (r != 0) {
	<pre>read(c, v);</pre>
	a = a + v;
	}
	}
	b = b + 1;
	}

С

# **Robby Roto in SHIM: Block Diagram**



#### The SOS Semantics of Tiny-SHIM

 $\xrightarrow{a}$  Single-process rule Process memory state p Process code  $\sigma$  $\langle \sigma \rangle$  Terminated in state  $\sigma \Rightarrow$  System rule  $\langle \sigma, p \rangle$  Process p in state  $\sigma$  $\mathcal{E}(\sigma, e)$  Value of e in  $\sigma$  $\frac{\mathcal{E}(\sigma, e) = n}{\langle \sigma, v = e \rangle \to \langle \sigma[v \leftarrow n] \rangle}$  $\frac{\langle \sigma, p \rangle \xrightarrow{a} \langle \sigma', p' \rangle}{\langle \sigma, p ; q \rangle \xrightarrow{a} \langle \sigma', p' ; q \rangle}$ (assign) (seq)  $\frac{\mathcal{E}(\sigma, e) \neq 0}{\langle \sigma, \texttt{if (}e\texttt{)} p \texttt{ else } q \rangle \rightarrow \langle \sigma, p \rangle}$  $\langle \sigma, p \rangle \xrightarrow{a} \langle \sigma' \rangle$ (if-true) (seq-term)  $\overline{\langle \sigma, p ; q \rangle} \xrightarrow{a} \langle \sigma', q \rangle$  $\mathcal{E}(\sigma, e) = 0$ (if-false)  $\langle \sigma, \texttt{if} (e) \ p \ \texttt{else} \ q 
angle o \langle \sigma, q 
angle$  $\langle \sigma, \texttt{read}(c, v) \rangle \xrightarrow{c \text{ get } n} \langle \sigma[v \leftarrow n] \rangle$  (read)  $\mathcal{E}(\sigma, e) \neq 0$  $\langle \sigma, \texttt{while (e)} \ p 
angle 
ightarrow \langle \sigma, p \ \texttt{; while (e)} \ p 
angle$  $\mathcal{E}(\sigma,e)=n$ (write) (while-true)  $\langle \sigma, \texttt{write}(c, e) \rangle \xrightarrow{c \text{ put } n} \langle \sigma \rangle$  $\frac{\mathcal{E}(\sigma, e) = 0}{\langle \sigma, \text{while (e) } p \rangle \to \langle \sigma \rangle} \text{ (while-false)}$  $\frac{\langle \sigma, p \rangle \to s}{\{\langle \sigma, p \rangle\} \uplus S \Rightarrow \{s\} \uplus S}$ (step)  $\frac{\langle \sigma, p \rangle \xrightarrow{c \text{ put } n} s \quad \langle \sigma', p' \rangle \xrightarrow{c \text{ get } n} s'}{\{\langle \sigma, p \rangle, \langle \sigma', p' \rangle\} \uplus S \Rightarrow \{s, s'\} \uplus S} \text{ (sync)}$ 

# **Syntax-Directed HW Translation**



if ( e )  $s_1$  else  $s_2$ 



while ( e ) s



#### **Hardware Translation Example**



### **Ongoing Work**

- Translation into software
- Relaxation of block-on-single-channel rule
- Complete hardware/software design language
- Translation optimization for hardware and software