Online Unsupervised Spike Sorting Accelerator

Zhewei Jiang, Jamis Johnson CSEE4840 Embedded System Design



Motivation for Hardware Spike Sorting



Stage	Algorithm	Main Module(s)
Distribution	1D Kernel Density Estimation	DISTR (main FSM)
Sample Criterion	Laplacian	DISTR (Laplace FSM)
Training	Bimodal prediction & replacement policy	CAM_CLUSTER GRIDFIND
Sorting	Closest Grid (grid granularity)	CAM_CLUSTER GRIDFIND WTA

Algorithm - Kernel Density Estimation



- Approximate Bayesian Optimal
 - Kernel Density Estimation
 - Marr wavelet as kernel
- Hardware cost assuming 8 bit resolution
 - 256² memory entry
 - \blacksquare Updates per spike $\infty\,$ kernel smoothing parameter

Algorithm - Kernel Density Estimation



Histogram

Trivial kernel

Hardware cost

- 256² memory entry
- One update per spike

Algorithm - Kernel Density Estimation



Kernel Density Estimation – Trivial Case

- 2D Kernel Density Estimation
 - Laplacian of Gaussian (Marr Wavelet)



- 1D Kernel Density Estimation
 - Gaussian (or LoG, similar hardware cost if precomputed)

$$kernel(x) = \frac{1}{\left(\sigma\sqrt{2\pi}\right)^d} * e^{\left(-\frac{x^2}{2\sigma^2}\right)}$$

Histogram
Smoothing with bin width

$$Kernel(x,w) = \begin{cases} 1, & w * \left\lfloor \frac{x}{w} \right\rfloor < x < w * \left\lceil \frac{x}{w} \right\rceil \\ 0, & overwise \end{cases}$$

Convolution of histogram of negative Laplace operator [-1, 2, -1]



Only data in the shaded area are used for training

 Downward trend of 2nd derivative is used to segment distribution space into informative and uninformative regions



Informative Sample Vector Mask

- Informative sample vector mask reduces outliners sensitivity during training phase
- Certain features can share distribution space if no overlap can occur (e.g. peak & hyperpolarization)



Bayesian Classification

At this point, classification can be done through

- Distance metric (e.g. Probabilistic Neural Network, MCK, ...)
- Boundary metric (Bayesian Boundary)





Top-Level Hardware Architecture



S/H Interface



Modules [Distribution]



Modules [Distribution]



Modules [Training & Sorting]



Modules [GRIDFIND]



Modules [CAM_CLUSTER]



Modules [WTA]





Sequential Components:

- FSM (for histogram generation in DISTR)
- FSM (for Laplacian in DISTR)
- Usefulness Updater (Bimodal SM for outliner handling in CAM_CLUSTER)



Posedge triggers State Transition: State <= nState & FSM Outputs (registered output) based on nState

Combinational circuit (in FSM) propagation for half cycle, guarantee no set-up/hold violation from clock jitter or skew

Design – Timing (Legacy)





Retention Latch is used in a power-gating version of the design, with no retention flip-flop available. A non-retention FF trails a Latch to allow the design of a FSM that does not require extra cycle to read back state from L after power gating

Design – Timing (Legacy)



Internal FSM timing as previous slides

Ack (signal Fin) based interface, communication locked until software read out "Fin".

Command Ker: [read Max & incr][write][read Min & incr][write][Fin] special case when memory overflow: [read & >> 1][write]...(64 entries)

Command Laplace: [read][read][read]...(64 entries)...[Fin] Secondary FSM find informative sample regions based on (entry[i]<<1) > (entry[i-1]+entry[i+1])

Design – Timing of Module GC



RTL Sim (Design Compiler)

■ 🏤 :DUT:spk_idx 010 👍 :DUT:VALID St0																				
	((010 StO		<u>001</u>			<u>X010</u> I		<u>)</u> 1	11		<u>)(0</u>	00		ľ	001			(010 	
	011 St0	<u>111 (000</u>	<u> </u>	<u>)(010</u>	<u>)011</u>	<u> X000</u>	<u>(001</u>	<u>X010</u>	<u>(011)</u>	000	X001	<u> X010</u>	<u> (011</u>	<u> </u>	<u> X001</u>	<u>,010</u>	<u>)011</u>	X000) (001	<u>X010</u>
 DUT:\gcmod/modc/cl/e0/u[1] :DUT:\gcmod/modc/cl/e0/u[0] 	St1 St1																			
 :DUT:\gcmod/modc/cl/e1/u[1] :DUT:\gcmod/modc/cl/e1/u[0] :DUT:\gcmod/modc/cl/e2/u[1] 	St1 St1 St1																			
 DUT:\gcmod/modc/cl/e2/u[0] :DUT:\gcmod/modc/cl/e3/u[1] 	St1 St1																			
 :DUT:\gcmod/modc/cl/e3/u[0] :DUT:\gcmod/modc/cl/e4/u[1] :DUT:\gcmod/modc/cl/e4/u[0] 	St1 St0 St0																			
 DUT:\gcmod/modc/cl/e5/u[1] :DUT:\gcmod/modc/cl/e5/u[0] 	St0 St0																			
 DUT:\gcmod/modc/cl/e6/u[1] :DUT:\gcmod/modc/cl/e6/u[0] :DUT:\gcmod/modc/cl/e7/u[1] 	St0 St0 St0																			
DUT\gemed/mode/el/o7/u[0]	C+0																			

• Testability

- Individual Modules
- Overall Functionality
- Debugging