Fundamentals of Computer Systems Transistors, Gates, and ICs

Stephen A. Edwards

Columbia University

Summer 2015

sem·i·con·duc·tor

noun

1. a substance, such as silicon or germanium, with electrical conductivity intermediate between that of an insulator and a conductor

2. a semiconductor device

Sand into Silicon



Silica a.k.a. SiO₂ a.k.a. Quartz SiO₂ + 2 C \rightarrow Si + 2 CO





Monocrystalline Silicon Ingot

Elemental, amorphous silicon

Doping Silicon Makes It a Better Conductor







Undoped (pure) silicon crystal

Not a good conductor

p-type (doped) silicon boron atom steals a nearby electron n-type (doped) silicon: extra electron on arsenic atom jump loose

A PN Junction aka A Diode



A PN Junction aka A Diode



A PN Junction aka A Diode



An N-Channel MOS Transistor



An N-Channel MOS Transistor



The CMOS Inverter



An inverter is built from two MOSFETs: An n-FET connected to ground A p-FET connected to the power supply

The CMOS Inverter



When the input is near the power supply voltage ("1"),

the p-FET is turned off;

the n-FET is turned on, connecting the output to ground ("0").

n-FETs are only good at passing 0's

The CMOS Inverter



When the input is near ground ("0"), the p-FET is turned on, connecting the output to the power supply ("1"); the n-FET is turned off. p-FETs are only good at passing 1's



Two-input NAND gate: two n-FETs in series; two p-FETs in parallel



Both inputs 0: Both p-FETs turned on Output pulled high



One input 1, the other 0: One p-FET turned on Output pulled high One n-FET turned on, but does not control output



Both inputs 1: Both n-FETs turned on Output pulled low Both p-FETs turned off

The CMOS NOR Gate



Two-input NOR gate: two n-FETs in parallel;

two p-FETs in series. Not as fast as the NAND gate

because n-FETs are faster than p-FETs

A CMOS AND-OR-INVERT Gate



Static CMOS Gate Structure



Pull-up and Pull-down networks must be complementary; exactly one should be connected for each input combination.

Series connection in one should be parallel in the other

CMOS Inverter Layout





Full Adder Layouts



fa_ly_opt1 size: 63

·50µm (1.2µmCMOS)



Fulladd L size: 37

· 26 µm (0.5µCMOS)





From http://book.huihoo.com/design-of-vlsi-systems

Intel 4004: The First Single-Chip Microprocessor



A microprogrammable computer on a chip!

The distribution is a support of the complete with a table provide while address table with the provide a support of a being with a support address and the support of the support of a being compared with the address and the support of the support compared with the support of the support compared with the support of the support compared with the support of the support of

With a sectory provide complete computing and control functions for two spectrum, one sectoring, tables, machines, measuring spectrum, contents control spatiate and process content spectrum.

No. South of any WEI in Applies to a Yape MME (Pro, and in South a second of an effective statement and a south of a second and a south and a properties of a second process of the southering attrapage second and pages. In this bond and a second field to read wells assure and figst MME departs field to read wells assure and figst MME departs.

String the interface there for the first field of a term of the string of the strin

Will a sublem intrine such all articles for burnt, its sector burger for prime, makes 4.0 sectories and other papele sectorest.

The WEAK of banks is non-rational direct family the banks are transitioned at an experiment providence of the standard energy of a transmittant providence of the standard energy of the transmittant providence of the standard energy of the standard distant providence of the standard distant providence

nt_el d_elivers.

4001: 256-byte ROM + 4-bit IO port 4002: 40-byte RAM 4003: 10-bit shift register 4004: 740 kHz 4-bit CPU w/ 45 instructions (2300 transistors)

Intel 4004 Masks



Intel 4004 Die Photograph

