## CSEE W3827

# Fundamentals of Computer Systems Homework Assignment 1 

Profs. Stephen A. Edwards \& Martha Kim<br>Columbia University<br>Due September 20th, 2012 at 10:00 AM

Fill in this PDF form using Adobe Acrobat Reader, save it as PDF, and submit it through CourseWorks.

Do not use Preview or another PDF viewer, which is unlikely to work correctly.

Name: Answer Key
Uni: $\square$

1. (5 pts.) What are the values, in decimal, of the following bytes if they are interpreted as 8-bit numbers in

## 0000101110001110

binary<br>one's complement<br>two's complement

$\square$

142
$-113$
$-114$
2. (5 pts.) Show how to perform $5+-10=-5$ in 5 -bit Signed-magnitude One's Complement Two's Complement numbers numbers numbers

3. (10 pts.) Complete the truth table for the following Boolean functions:

$$
\begin{aligned}
& a=X Y+\bar{X} \bar{Y} Z+X \bar{Z} \\
& b=(X+Y)(Y+\bar{Z})(\bar{X}+Z)
\end{aligned}
$$

| $\mathbf{X}$ | Y | Z | a | b |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

4. (30 pts.) Consider the function $F$, whose truth table is below.

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Z}$ | $\mathbf{F}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

(a) Write $F$ as a sum of minterms. Use a leading "!" to denote negation. Two have been done for you.

$$
!X Y!Z+!X Y Z+X!Y!Z+X Y!Z
$$

(b) Write $F$ as a product of maxterms. Two have been done for you.

$$
(\mathrm{X}+\mathrm{Y}+\mathrm{Z})(\mathrm{X}+\mathrm{Y}+!\mathrm{Z})(!\mathrm{X}+\mathrm{Y}+!\mathrm{Z})(!\mathrm{X}+!\mathrm{Y}+!\mathrm{Z})
$$

(c) Fill in the Karnaugh map for $F$ as shown below. You do not have to simplify it.

hw1-4d

hw1-4e


In Logisim,
(d) Implement the circuit corresponding to your minterms expression of $F$. Make sure to label the three inputs " $X$," " $Y$," and "Z" and the output "F." Verify your circuit using Logisim's Combinational Analysis feature (Project $\rightarrow$ Analyze Circuit).

Save your solution as "hw1-4d.circ" and upload it to CourseWorks along with your filled-in PDF file.
(e) Implement the circuit corresponding to your maxterms expression of $F$. Again, verify your work.

Save your solution as "hw1-4e.circ" and upload it.
5. (10 pts.) Consider the function $F$ whose truth table is shown below
(a) Write the function $F$ in
sum-of-minterms form. Two are given.

| $\mathbf{W}$ | $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Z}$ | $\mathbf{F}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |

(b) Fill in this Karnaugh map for $F$

(c) Use your Karnaugh map to write a minimal sum-of-products representation for $F$
$X!Y Z+!W Y Z+!X Y!Z$
6. (40 pts.) Intel's 4004 microprocessor, released in 1971, was the first single-chip microprocessor. Most instructions were 8 bits long, but certain ones (JCN, FIM, JUN, JMS, and ISZ) took 16 bits.

Create a minimal circuit in Logisim that decodes the first byte of the instruction and generates a " 1 " only when the instruction has a second byte.

Name your eight inputs R3, R2, R1, R0, A3, A2, A1, A0, which represent the bits of the first "OPR" and "OPA" words mentioned in the attached data sheet. Have it generate a single output named "TWO."

Name your solution "hw1-6.circ" and submit it via Courseworks.

MCS.4 Operation


Figure 2. MCS-4 Basic Instruction Cycle

## Instruction Set

[Those instructions preceded by an asterisk (*) are 2 word instructions that occupy 2 successive locations in ROM] MACHINE INSTRUCTIONS

| MNEMONIC | OPR $D_{3} D_{2} D_{1} D_{0}$ | $\begin{gathered} \text { OPA } \\ \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0} \end{gathered}$ | DESCRIPTION OF OPERATION |
| :---: | :---: | :---: | :---: |
| NOP | 0000 | $\bigcirc 000$ | No operation. |
| *JCN | $\begin{array}{cccc} 0 & 0 & 0 & 1 \\ A_{2} & A_{2} & A_{2} & A_{2} \end{array}$ | $\begin{aligned} & C_{1} C_{2} C_{3} C_{4} \\ & A_{1} A_{1} A_{1} A_{1} \end{aligned}$ | Jump to ROM address $A_{2} A_{2} A_{2} A_{2}, A_{1} A_{1} A_{1} A_{1}$ (within the same ROM that contains this JCN instruction) if condition $\mathrm{C}_{1} \mathrm{C}_{2} \mathrm{C}_{3} \mathrm{C}_{4}(1)$ is true, otherwise skip (go to the next instruction in sequence). |
| *FIM | $\begin{array}{cccc} 0 & 0 & 1 & 0 \\ D_{2} & D_{2} & D_{2} & D_{2} \end{array}$ | $\begin{array}{llll} \mathrm{R} & \mathrm{R} & \mathrm{R} & 0 \\ \mathrm{D}_{1} & \mathrm{D}_{1} & \mathrm{D}_{1} & \mathrm{D}_{1} \end{array}$ | Fetch immediate (direct) from ROM Data $D_{2}, D_{1}$ to index register pair location RRR, (2) |
| SRC | 0010 | R R R 1 | Send the address (contents of index register pair RRR) to ROM and RAM at $X_{2}$ and $X_{3}$ time in the Instruction Cycle. |
| FIN | 00011 | R R R 0 | Fetch indirect from ROM. Send contents of index register pair location 0 out as an address. Data fetched is placed into register pair location RRR at $A_{1}$ and $A_{2}$ time in the Instruction Cycle. |
| JIN | 00011 | R R R 1 | Jump indirect. Send contents of register pair RRR out as an address at $A_{1}$ and $A_{2}$ time in the Instruction Cycle. |
| *JUN | $\begin{array}{cccc} 0 & 1 & 0 & 0 \\ A_{2} & A_{2} & A_{2} & A_{2} \\ \hline \end{array}$ | $\begin{aligned} & A_{3} A_{3} A_{3} A_{3} \\ & A_{1} A_{1} A_{1} A_{1} \\ & \hline \end{aligned}$ | Jump unconditional to ROM address $A_{3}, A_{2}, A_{1}$. |
| -JMS | $\begin{array}{cccc} 0 & 1 & 0 & 1 \\ A_{2} & A_{2} & A_{2} & A_{2} \end{array}$ | $\begin{aligned} & A_{3} A_{3} A_{3} A_{3} \\ & A_{1} A_{1} A_{1} A_{1} \end{aligned}$ | Jump to subroutine ROM address $\mathrm{A}_{3}, \mathrm{~A}_{2}, \mathrm{~A}_{1}$, save old address. (Up 1 level in stack.) |
| INC | $\begin{array}{llll}0 & 1 & 1\end{array}$ | $\mathrm{R} R \mathrm{R} R$ | Increment contents of register RRRR. ${ }^{(3)}$ |
| *ISZ | $\begin{array}{cccc} 0 & 1 & 1 & 1 \\ A_{2} A_{2} & A_{2} & A_{2} \end{array}$ | $\begin{aligned} & R \text { R R R } A \\ & A_{1} A_{1} A_{1} A_{1} \end{aligned}$ | Increment contents of register RRRR. Go to ROM address A,$A_{1}$ (within the same ROM that contains this ISZ instruction) if result $\neq 0$, otherwise skip (go to the next instruction in sequence). |
| ADD | 1000 | $\mathrm{R} R \mathrm{R} R$ | Add contents of register RRRR to accumulator with carry. |
| sub | $1 \begin{array}{llll}1 & 0 & 0 & 1\end{array}$ | R $\mathrm{R} R \mathrm{R}$ | Subtract contents of register RRRR to accumulator with borrow. |
| LD | 10011 | R R R R | Load contents of register RRRR to accumulator. |
| XCH | 10011 | R R R R | Exchange contents of index register RRRR and accumulator. |
| BBL | $\begin{array}{llll}1 & 1 & 0 & 0\end{array}$ | D D D D | Branch back (down 1 level in stack) and load data ODDD to accumulator. |
| LDM | 11001 | D D D D | Load data DDDD to accumulator. |

## Instruction Set

## NPUT/OUTPUT AND RAM INSTRUCTIONS

| MNEMONIC | $\stackrel{\text { OPR }}{\mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}}$ |  |  |  | $\stackrel{\text { OPA }}{\mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}}$ |  |  |  | DESCRIPTION OF OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRM | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Write the contents of the accumulator into the previously selected RAM main memory character. |
| WMP | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | Write the contents of the accumulator into the previously selected RAM output port. (Output Lines) |
| WRR | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Write the contents of the accumulator into the previously selected ROM output port. (1/O Lines) |
| WR $\phi^{(4)}$ | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | Write the contents of the accumulator into the previously selected RAM status character 0 . |
| WR1 ${ }^{(4)}$ | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | Write the contents of the accumulator into the previously selected RAM status character 1. |
| WR2 ${ }^{(4)}$ | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | Write the contents of the accumulator into the previously selected RAM status character 2. |
| WR3 $^{(4)}$ | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | Write the contents of the accumulator into the previously selected RAM status character 3. |
| SBM | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | Subtract the previously selected RAM main memory character from accumulator with borrow. |
| RDM | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | Read the previously selected RAM main memory character into the accumulator. |
| RDR | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | Read the contents of the previously selected RoM input port into the accumulator. (1/0 Lines) |
| ADM | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | Add the previously selected RAM main memory character to accumulator with carry. |
| RD $\phi^{(4)}$ | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | Read the previously selected RAM status character 0 into accumulator. |
| RD1 ${ }^{(4)}$ | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | Read the previously selected RAM status character 1 into accumulator. |
| $\mathrm{RD2} 2^{(4)}$ | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Read the previously selected RAM status character 2 into accumulator. |
| $\mathrm{RD}^{(4)}$ | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | Read the previously selected RAM status character 3 into accumulator. |

ACCUMULATOR GROUP INSTRUCTIONS

| CLB | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | Clear both. (Accumulator and carry) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CLC | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | Clear carry. |
| IAC | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | Increment accumulator. |
| CMC | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | Complement carry. |
| CMA | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | Complement accumulator. |
| RAL | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | Rotate lett. (Accumulator and carry) |
| RAR | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | Rotate right. (Accumulator and carry) |
| TCC | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | Transmit carry to accumulator and clear carry. |
| DAC | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | Decrement accumulator. |
| TCS | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | Transfer carry subtract and clear carry. |
| STC | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | Set carry. |
| DAA | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | Decimal adjust accumulator. |
| KBP | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | Keyboard process. Converts the contents of the accumulator from o <br> one out of four code to a binary code. |
| DCL | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | Designate command line. <br> (See note 1 on page 3.) |

NOTES: ${ }^{(1)}$ The condition code is assigned as follows:

$$
\begin{array}{llllll}
\mathrm{C}_{1}=1 & \text { Invert jump condition } & \mathrm{C}_{2}=1 & \text { Jump if accumulator is zero } & \mathrm{C}_{4}=1 & \text { Jump if test signal is a } 0 \\
\mathrm{C}_{1}=0 & \text { Not invert jump condition } & \mathrm{C}_{3}=1 & \text { Jump if carry/link is a } 1
\end{array}
$$

${ }^{(2)}$ RRR is the address of 1 of 8 index register pairs in the CPU.
${ }^{13)}$ RRRR is the address of 1 of 16 index registers in the CPU.
${ }^{(4)}$ Each RAM chip has 4 registers, each with twenty 4 -bit characters subdivided into 16 main memory characters and 4 status characters, Chip number, RAM register and main memory character are addressed by an SRC instruction. For the selected chip and register, however, status character locations are selected by the instruction code (OPA).


