Fundamentals of Computer Systems Caches

Stephen A. Edwards and Martha A. Kim


Columbia University

Fall 2012


Illustrations Copyright (© 2007 Elsevier

Computer Systems

Performance depends on which is slowest: the processor or the memory system



Memory Speeds Haven't Kept Up




Our single-cycle memory assumption has been wrong since 1980.

Hennessy and Patterson. Computer Architecture: A Quantitative Approach. 3rd ed., Morgan Kaufmann, 2003.

Your Choice of Memories

Fast Cheap Large




Memory Hierarchy

Fundmental trick to making a big memory appear fast

Technology	Cost (\$/Gb)	Access Time (ns)	Density (Gb/cm2)
SRAM	30 0 00	0.5	0.00025
DRAM	10	100	1 – 16
Flash	2	300*	8 – 32
Hard Disk	0.2	L 10000000	500 – 2000

* Read speed; writing much, much slower

A Modern Memory Hierarchy



AMD Phenom 9600 Quad-core 2.3 GHz 1.1–1.25 V 95 W 65 nm My desktop machine:

Level	Size	Tech.
L1 Instruction*	64 K	SRAM
L1 Data*	64 K	SRAM
L2*	512 K	SRAM
L3	2 MB	SRAM
Memory	4 GB	DRAM
Disk	500 GB	Magnetic

* per core

Temporal Locality

FIRST BOOK

DEFINITIONS.

1. A point is that which is without parts.

2. A line is length without breadth.

3. 'he extremities of a line are points.

4. A right line, is that which lies evenly between its extremities.

5. A superficies, is that which has only //

6. The boundings of a superficies are lines.

7. A plane superficies, is that which lies evenly between its extreme right lines.

8. A rectilineal angle, is the inclination of two right lines to each other, which touch, but do not form one straight line.

An angle is designated either by one letter at the vertex; or three, of which the / middle one is at the vertex, the remaining two any place on the legs.

9. The legs of an angle, are the lines which make the angle.


10. The vertex of an angle is the point in which the legs mutually touch each other.

What path do your eyes take when you read this?

Did you look at the drawings more than once?

Euclid's Elements

Spatial Locality



If you need something, you may also need something nearby

Memory Performance

Hit: Data is found in the level of memory hierarchy

Miss: Data not found; will look in next level

 $Hit Rate = \frac{Number of hits}{Number of accesses}$



 $Miss Rate = \frac{Number of misses}{Number of accesses}$

Hit Rate + Miss Rate = 1

The expected access time E_L for a memory level L with latency t_L and miss rate M_L :

 $E_L = t_L + M_L \cdot E_{L+1}$

Memory Performance Example

Two-level hierarchy: Cache and main memory Program executes 1000 loads & stores 750 of these are found in the cache What's the cache hit and miss rate?

Memory Performance Example

Two-level hierarchy: Cache and main memory Program executes 1000 loads & stores 750 of these are found in the cache What's the cache hit and miss rate?

> Hit Rate $= \frac{750}{1000} = 75\%$ Miss Rate = 1 - 0.75 = 25%

If the cache takes 1 cycle and the main memory 100, What's the expected access time?

Memory Performance Example

Two-level hierarchy: Cache and main memory Program executes 1000 loads & stores 750 of these are found in the cache What's the cache hit and miss rate?

> Hit Rate $=\frac{750}{1000}=75\%$ Miss Rate =1-0.75=25%

If the cache takes 1 cycle and the main memory 100, What's the expected access time? Expected access time of main memory: $E_1 = 100$ cycles Access time for the cache: $t_0 = 1$ cycle Cache miss rate: $M_0 = 0.25$

 $E_0 = t_0 + M_0 \cdot E_1 = 1 + 0.25 \cdot 100 = 26$ cycles

Cache

Highest levels of memory hierarchy

Fast: level 1 typically 1 cycle access time

With luck, supplies most data

Cache design questions:



What data does it hold? *Recently accessed*

How is data found? Simple address hash

What data is replaced? Often the oldest

What Data is Held in the Cache?

Ideal cache: always correctly guesses what you want before you want it.

Real cache: never that smart

Caches Exploit


Temporal Locality

Copy newly accessed data into cache, replacing oldest if necessary

Spatial Locality

Copy nearby data into the cache at the same time


Specifically, always read and write a block at a time (e.g., 64 bytes), never a single byte.



2³⁰-Word Main Memory

2³-Word Cache

Direct-Mapped Cache Hardware




Direct-Mapped Cache Behavior

A dumb loop:

repeat 5 times

load from 0x4; load from 0xC; load from 0x8.

	li	\$t0,	5
11:	beq	\$t0,	\$0, done
	lw	\$t1,	0x4(\$0)
	lw	\$t2,	0xC(\$0)
	lw	\$t3,	0x8(\$0)
	addiu	\$t0,	\$t0, -1
	j	11	
done	e:		



Cache when reading 0x4 last time

Assuming the cache starts empty, what's the miss rate?

Direct-Mapped Cache Behavior

Memory


Address

A dumb loop:

repeat 5 times


load from 0x4; load from 0xC; load from 0x8.

	li	\$t0,	5
11:	beq	\$t0,	\$0, done
	lw	\$t1,	0x4(\$0)
	lw	\$t2,	0xC(\$0)
	lw	\$t3,	0x8(\$0)
	addiu	\$t0,	\$t0, -1
	j	11	
done	e:		




Cache when reading 0x4 last time

Direct-Mapped Cache: Conflict




These are conflict misses

Direct-Mapped Cache: Conflict



These are conflict misses

No Way! Yes Way! 2-Way Set Associative Cache



2-Way Set Associative Behavior

	li	\$t0,	5	
11:	beq	\$t0,	\$0,	done
	lw	\$t1,	0x4	(\$0)
	lw	\$t2,	0x24	(\$0)
	addiu	\$t0,	\$t0,	-1
	j	11		
done	e:			

Associativity reduces conflict misses

	V	Vay 1		V		
V	Tag	Data	V	Tag	Data	
0			0			Set 3
0			0			Set 2
1	0000	mem[0x0024]	1	0010	mem[0x0004]	Set 1
0			0			Set 0


An Eight-way Fully Associative Cache

	Way	7		Way	6		Way	5		Way	4		Way	3		Way	2		Way	/ 1		Way	0
VТ	Гag	Data	v	Tag	Data	٧	Tag	Data	v	Tag	Data	v	Tag	Data									

No conflict misses: only compulsory or capacity misses


Either very expensive or slow because of all the associativity

Exploiting Spatial Locality: Larger Blocks Block Byte



- 2 sets
- 1 block per set (Direct Mapped)
- 4 words per block

Direct-Mapped Cache Behavior w/ 4-word block




	li	\$t0,	5
11:	beq	\$t0,	\$0, done
	lw	\$t1,	0x4(\$0)
	lw	\$t2,	0xC(\$0)
	lw	\$t3,	0x8(\$0)
	addiu	\$t0,	\$t0, -1
	j	11	
done	- -		

Assuming the cache starts empty, what's the miss rate?

done:

Direct-Mapped Cache Behavior w/ 4-word block



	li	\$t0,	5
11:	beq	\$t0,	\$0, done
	lw	\$t1,	0x4(\$0)
	lw	\$t2,	0xC(\$0)
	lw	\$t3,	0x8(\$0)
	addiu	\$tO,	\$t0, -1
	j	11	
done	. .		

Assuming the cache starts empty, what's the miss rate?							
4 C 8 4 C 8 4 C 8 4 C 8 4 C 8							
мннннннннннн							
1/15 = 0.0666 = 6.7%							

done:

Larger blocks reduce compulsory misses by exploting spatial locality

Stephen's Desktop Machine Revisited



AMD Phenom 9600 Quad-core 2.3 GHz 1.1–1.25 V 95 W 65 nm On-chip caches:

Cach	e Size	Sets	Ways	Block
L1I*	64 K	512	2-way	64-byte
L1D*	64 K	512	2-way	64-byte
L2*	512 K	512	16-way	64-byte
L3	2 MB	1024	32-way	64-byte

* per core

Intel On-Chip Caches

 Chip	Year	Freq. (MHz)	L1 Data	Instr	L2
80386	1985	16–25	off-cł	nip	none
80486	1989	25–100	8K uni	fied	off-chip
Pentium	1993	60–300	8K	8K	off-chip
Pentium Pro	1995	150–200	8K	8K	256K–1M (MCM)
Pentium II	1997	233–450	16K	16K	256K–512K (Cartridge)
Pentium III	1999	450–1400	16K	16K	256K–512K
Pentium 4	2001	1400–3730	8–16K _{tra}	12k op ace cache	_e 256K–2M
Pentium M	2003	900–2130	32K	32K	1M-2M
Core 2 Duo	2005	1500–3000	32K per core	32K per core	2M-6M