Memory Efficient Routing Table Design and Fast IP Lookup for High-End Core Routers

Speaker

David Lee

Abstract

We design memory efficient routing table construction and fast IP lookup algorithms that meet a key requirement in high-end core router technologies, that is, to compress the routing table to fit in FPGA on-chip memory. We address various challenges from applications, including: dynamic routing table update, IPv6 and VPN.