

Fundamentals of Computer Systems

A Multicycle MIPS Processor


Stephen A. Edwards

Columbia University

Summer 2020

Illustrations Copyright © 2007 Elsevier

State Elements




*Unified
memory*

Multicycle Datapath


Fetch instruction from memory

Instruction register




Multicycle Datapath

Read source operands from register file



Multicycle Datapath


Sign-extend the immediate



offset field

Multicycle Datapath

Add base address to offset




Multicycle Datapath

Load data from memory

$lw\ rt, \text{OFF}(rs)$

Instruction or data





Multicycle Datapath

Write data back to register file



$lw\ rt, OFF(rs)$



IN
address
of word
to read

data that was read


Multicycle Datapath

Add 4 to PC

PC Write
"load new PC value"


PC increment = 0!
branch into (if taken)

PC + 4



Multicycle Datapath


For sw: Write register data to memory



Multicycle Datapath

For R-type instructions: Write ALU result to registers

Mem to Reg




Multicycle Datapath

For ~~bne~~: Add immediate to PC

beg


ALU output




Multicycle Datapath

Add Controller



CLK *control signals*





Controller Internals




Controller Behavior




Controller Behavior



Controller Behavior




Controller Behavior




- Fetch, "read" regs
- Decode, "read" regs
- Calculate address
- Read data
- Write reg file


Controller Behavior




Controller Behavior



Controller Behavior




Controller Behavior




Controller Behavior


Additional circuitry for the jump instruction



Controller Behavior



Multicycle Critical Path



Two hypotheses: Reading memory or going through the ALU

Execution Time for Our Multi-Cycle Processor

$\neq 5$ (lw) plausible some mix of ~~lw, sw, R-type, addi,~~ b, j, etc.

For a 100 billion-instruction task on our multi-cycle processor, each instruction takes 4.12 cycles on average.

With a 325 ps clock period,

$$\begin{aligned} \frac{\text{Seconds}}{\text{Program}} &= \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Clock Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Clock Cycle}} \\ &= 100 \times 10^9 \times 4.12 \times 325 \text{ ps} \\ &= 133.9 \text{ seconds } \times \text{Worse} \end{aligned}$$

vs. 92.5 seconds for our single-cycle processor.

