# Altera's Avalon Communication Fabric

Prof. Stephen A. Edwards sedwards@cs.columbia.edu

**Columbia University** 

Spring 2011


#### **Altera's Avalon Bus**

Something like "PCI on a chip"

Described in Altera's *Avalon Memory-Mapped Interface Specification* document.

Protocol defined between peripherals and the "bus" (actually a fairly complicated circuit).

#### **Intended System Architecture**



Altera's Avalon Communication Fabric – p.

Most bus protocols draw a distinction between


**Masters**: Can initiate a transaction, specify an address, etc. E.g., the Nios II processor

**Slaves**: Respond to requests from masters, can generate return data. E.g., a video controller

Most peripherals are slaves.

Masters speak a more complex protocol

Bus arbiter decides which master gains control



Basically, "latch when I'm selected and written to."

## **Naming Conventions**

Used by the SOPC Builder's New Component Wizard to match up VHDL entity ports with Avalon bus signals.


type\_interface\_signal

*type* is is typically avs for Avalon-MM Slave

*interface* is the user-selected name of the interface, e.g., s1.

signal is chipselect, address, etc.

Thus, avs\_s1\_chipselect is the chip select signal for a slave port called "s1."



#### **Avalon Slave Signals**

clk reset chipselect address[..] read write writedata[..] byteenable[..] readdata[..] irq

#### Master clock

Reset signal to peripheral

Asserted when bus accesses peripheral

Word address (data-width specific)

Asserted during peripheral  $\rightarrow$  bus transfer

Asserted during bus→peripheral transfer


Data from bus to peripheral

Indicates active bytes in a transfer

Data from peripheral to bus

peripheral→processor interrupt request

All are optional, as are many others for, e.g., flow-control and burst transfers.




#### In VHDL

```
entity avalon_slave is
port (
    avs_s1_clk : in std_logic;
    avs_s1_reset_n : in std_logic;
    avs_s1_read : in std_logic;
    avs_s1_write : in std_logic;
    avs_s1_chipselect : in std_logic;
    avs_s1_address : in std_logic_vector(4 downto 0);
    avs_s1_readdata : out std_logic_vector(15 downto 0);
    avs_s1_writedata : in std_logic_vector(15 downto 0);
);
```


end avalon\_slave;

## **Basic Async. Slave Read Transfer**




Bus cycle starts on rising clock edge. Data latched at next rising edge. Such a peripheral must be purely combinational.

## Slave Read Transfer w/ 1 wait state




Bus cycle starts on rising clock edge. Data latched two cycles later. Approach used for synchronous peripherals.

## **Basic Async. Slave Write Transfer**



Bus cycle starts on rising clock edge. Data available by next rising edge. Peripheral may be synchronous, but must be fast.

## Slave Write Transfer w/ 1 wait state



Bus cycle starts on rising clock edge. Peripheral latches data two cycles later. For slower peripherals.

## **The LED Flasher Peripheral**

32 16-bit word interface

First 16 halfwords are data to be displayed on the LEDS.

Halfwords 16–31 all write to a "linger" register that controls cycling rate.

Red LEDs cycle through displaying memory contents.

#### **Entity Declaration**

library ieee; use ieee.std\_logic\_1164.all; use ieee.numeric\_std.all;

entity de2\_led\_flasher is

port (

clk	:	in	<pre>std_logic;</pre>		
reset_n	:	in	<pre>std_logic;</pre>		
read	:	in	<pre>std_logic;</pre>		
write	:	in	<pre>std_logic;</pre>		
chipselect	:	in	<pre>std_logic;</pre>		
address	:	in	unsigned(4 d	<b>lownto</b> (	));
readdata	:	out	unsigned(15	downto	0);
writedata	:	in	unsigned(15	downto	0);
leds	:	out	unsigned(15	downto	0)
);					

## Architecture (1)

architecture rtl of de2\_led\_flasher is

```
type ram_type is array(15 downto 0) of unsigned(15 downto 0);
signal RAM : ram_type;
```

signal ram\_address, display\_address : unsigned(3 downto 0);

signal counter\_delay : unsigned(15 downto 0);
signal counter : unsigned(31 downto 0);

begin

ram\_address <= address(3 downto 0);</pre>

#### Architecture (2)

```
process (clk)
begin
  if rising_edge(clk) then
    if reset_n = '0' then
      readdata <= (others => '0');
      display_address <= (others => '0');
      counter <= (others => '0');
      counter_delay <= (others => '1');
    else
      if chipselect = '1' then
        if address(4) = '0' then -- read or write RAM
           if read = '1' then
             readdata <= RAM(to_integer(ram_address));</pre>
           elsif write = '1' then
             RAM(to_integer(ram_address)) <= writedata;</pre>
           end if;
        else
           if write = '1' then -- Change delay
             counter_delay <= writedata;</pre>
           end if;
                                                           Altera's Avalon Communication Fabric - p. -
         end if
```

# Architecture (3)

```
else -- No access to us: update display
leds <= RAM(to_integer(display_address));
if counter = x"0000000" then
    counter <= counter_delay & x"0000";
    display_address <= display_address + 1;
else
    counter <= counter - 1;
end if;
```

end rtl;