

Memory-Mapped I/O

A Parallel Port Driver

0x378

#define DATA

#define STATUS 0x379
#define CONTROL 0x37A

#define NBSY 0x80

#define NACK 0x40

#define OUT 0x20
#define SEL 0x10

#define NERR 0x08 #define STROBE 0x01

outb(DATA, c);

#define INVERT (NBSY | NACK |

#define MASK (NBSY | NACK | OUT | SEL | NERR)

outb(CONTROL, control | STROBE); /* Assert STROBE */
outb(CONTROL, control); /* Clear STROBE */


#define NOT_READY(x) ((inb(x)^INVERT)&MASK)

void write_single_character(char c) {
 while (NOT_READY(STATUS)) ;

- To a processor, everything is memory.
- Peripherals appear as magical memory locations.
- Status registers: when read, report state of peripheral
- Control registers: when written, change state of peripheral

SEL NERR


Typical Peripheral: PC Parallel Port



Interrupts and Polling

Two ways to get data from a peripheral:

- Polling: "Are we there yet?"
- Interrupts: Ringing Telephone



Parallel Port Registers

0x378


0x379


0x37A


Interrupts

Basic idea:

- 1. Peripheral asserts a processor's interrupt input
- 2. Processor temporarily transfers control to interrupt service routine
- 3. ISR gathers data from peripheral and acknowledges interrupt
- 4. ISR returns control to previously-executing program







ISR reads 8-bit interrupt vector number of winner IBM PC/AT: two 8259s; became standard